

PROGRAMMABLE TIMER

The MC14541B programmable timer consists of a 16-stage bihary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power-on reset circuit, and output control logic.

Timing is initialized by turning on power, whereupon the power-on reset is enabled and initializes the counter, within the specified VDD range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16-stage counter divides the oscillator frequency ($f_{\rm OSC}$) with the nth stage frequency being $f_{\rm OSC}/2^n$.

- Available Outputs 28, 210, 213 or 216
- Increments on Positive Edge Clock Transitions
- Built-in Low Power RC Oscillator
 (± 2% accuracy over temperature range and ± 20% supply and ± 3% over processing at < 10 kHz)
- Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as 2ⁿ Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (auto or master) Disables Oscillator During Resetting to Provide No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow CLock Rise and Fall Times
- Automatic Reset Initializes All Counters On Power Up
- Supply Voltage Range = 3.0 Vdc to 18 Vdc with Auto Reset Disabled (Pin 5 = V_{DD})
 8.5 Vdc to 18 Vdc with Auto Reset Enabled (Pin 5 = V_{SS})

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	-0.5 to +18.0	٧
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} +0.5	ν
lin	Input Current (DC or Transient), per Pin	±10	mΑ
lout	Output Current (DC or Transient), per Pin	± 45	mA
PD	Power Dissipation, per Package†	500	mW
Tstg	Storage Temperature	-65 to +150	ů
TL	Lead Temperature (8-Second Soldering)	260	ç

*Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating: All Packages: -7.0 mW/°C from 65°C to 125°C.



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




D SUFFIX SOIC CASE 751B

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^\circ$ to 125°C for all packages.

PIN ASSIGNMENT



NC = No Connection

6

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

Characteristic		Symbol	V _{DD} Vdc	−55°C		25°C		125°C			
				Min	Max	Min	Тур#	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	VOL	5.0 10 15		0.05 0.05 0.05	111	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	∨он	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	111	1.5 3.0 4.0	111	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	HI	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	111	3.5 7.0 11	111	Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	ЮН	5.0 10 15	-7.96 -4.19 -16.3	_	- 6.42 - 3.38 - 13.2	12.83 6.75 26.33	-	4.49 2.37 9.24	-	mAdc
(VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)	Sink	lOL	5.0 10 15	1.93 4.96 19.3		1.56 4.0 15.6	3.12 8.0 31.2		1.09 2.8 10.9		mAdc
Input Current		lin	15	1	± 0.1	1	± 0.00001	± 0.1		±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	_	_	-	5.0	7.5	-	_	ρF
Quiescent Current (Pin 5 is High) Auto Reset Disabled		dO‡	5.0 10 15		5.0 10 20	111	0.005 0.010 0.015	5.0 10 20	111	150 300 600	μAdc
Auto Reset Quiescent Current (Pin 5 is low)		IDDR	10 15	1	250 500	1 1	30 82	250 500	_	1500 2000	μAdc
Supply Current**† (Dynamic plus Quiescent)		ΙD	5.0 10 15			$I_{\mathbf{D}} = (0.5)$	4 μΑ/kHz) f 8 μΑ/kHz) f 2 μΑ/kHz) f	+ lob			μAdc

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or V_{DD}). Unused outputs must be left open.

^{**}The formulas given are for the typical characteristics only at 25°C.


[†]When using the on chip oscillator the total supply current (in $\mu\text{Adc})$ becomes: IT = ID + 2 Ctc VDD f × 10 $^{-3}$ where ID is in μA , Ctc is in pF, VDD in Volts DC, and f in kHz. (see Fig. 3) Dissipation during power-on with automatic reset enabled is typically 50 μA @ VDD = 10 Vdc.

SWITCHING CHARACTERISITCS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ#	Max	Unit
Output Rise and Fall Time tTLH, tTHL = (1.5 ns/pF) C _L + 25 ns tTLH, tTHL = (0.75 ns/pF) C _L + 12.5 ns tTLH, tTHL = (0.55 ns/pF) C _L + 9.5 ns	tTLH, tTHL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay, Clock to 0 (2 ⁸ Output) tpLH, tpHL = (1.7 ns/pF) C _L + 3415 ns tpLH, tpHL = (0.66 ns/pF) C _L + 1217 ns tpLH, tpHL = (0.5 ns/pF) C _L + 875 ns	tPLH tPHL	5.0 10 15		3.5 1.25 0.9	10.5 3.8 2.9	με
Propagation Delay, Clock to Q (2 ¹⁶ Output) tpHL, tpLH = (1.7 ns/pF) CL + 5915 ns tpHL, tpLH = (0.66 ns/pF) CL + 3467 ns tpHL, tpLH = (0.5 ns/pF) CL + 2475 ns	tPHL tPLH	5.0 10 15	-	6.0 3.5 2.5	18 10 7.5	μs
Clock Pulse Width	₹WH(cl)	5.0 10 15	900 300 225	300 100 85	1 - 1	ns
Clock Pulse Frequency (50% Duty Cycle)	^f cl	5.0 10 15	- - -	1.5 4.0 6.0	0.75 2.0 3.0	MHz
MR Pulse Width	WH(R)	5.0 10 15	900 300 225	300 100 85	-	ns
Master Reset Removal Time	¹ _{rem}	5.0 10 15	420 200 200	210 100 100	- -	ns

^{*}The formulas given are for the typical characteristics only at 25°C.

FIGURE 1 -- POWER DISSIPATION TEST CIRCUIT AND WAVEFORM



(R_{tc} and C_{tc} outputs are left open)







FIGURE 2 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

EXPANDED BLOCK DIAGRAM



V_{DD} = Pin 14 V_{SS} = Pin 7


FREQUENCY SELECTION TABLE

A	В	Number of Counter Stages n	Count 2n
٥	٥	13	8192
٥	1	10	1024
1	0	8	256
1	1	16	65536

TRUTH TABLE

	State				
Pin	0	1			
Auto Reset, 5	Auto Reset Oper- sting	Auto Reset Disabled			
Master Reset, 6	Timer Operational	Master Reset On			
Q/Q̄, \$	Output initially Low After Reset	Output Initially High After Reset			
Mode, 10	Single Cycle Mode	Recycle Mode			

FIGURE 3 - OSCILLATOR CIRCUIT USING RC CONFIGURATION



6

6

TYPICAL RC OSCILLATOR CHARACTERISTICS

FIGURE 4 - RC OSCILLATOR STABILITY





FIGURE 5 – RC OSCILLATOR FREQUENCY AS A FUNCTION OF R_{TC} AND $C_{\overline{T}C}$



OPERATING CHARACTERISTICS

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin when set to a "1" provides a low power operation.

The RC oscillator as shown in Figure 3 will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 \, \text{RtcC}_{\text{tc}}} \qquad \text{if (1 kHz } \leq f \leq 100 \text{ kHz)}$$

and Rs \approx 2 R_{tc} where Rs \geqslant 10 k Ω


The time select inputs (A and B) provide a two-bit address to output any one of four counter stages (28, 210, 213 and 216). The 2ⁿ counts as shown in the Frequency Selection Table represents the Q output of the Nth stage of the counter. When A is "1", 2¹⁶ is selected for both

states of B. However, when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputing 28).

The Q/d select output control pin provides for a choice of output level. When the counter is in a reset condition and Q/d select pin is set to a "0" the Q output is a "0", correspondingly when Q/d select pin is set to a "1" the Q output is a "1"

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop (see Expanded Block Diagram) resets, counting commences, and after 2ⁿ⁻¹ counts the RS flip-flop sets which causes the output to change state. Hence, after another 2ⁿ⁻¹ counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.

DIGITAL TIMER APPLICATION



When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.

This "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (pin 3 is the clock input, pins 1 and 2 are outputs) if additional accuracy is needed.

Notice that a setup time equal to the desired pulse width output is required immediately following initial power up, during which time Q output will be high.