

## Quad Line Driver with Three-State Outputs

Motorola's Quad EIA-422 Driver features four independent driver chains which comply with EIA Standards for the Electrical Characteristics of Balanced Voltage Digital Interface Circuits. The outputs are three-state structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. All input pins are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power up and power down. A summary of MC3487 features include:

- Four Independent Driver Chains
- Three-State Outputs
- PNP High Impedance Inputs (PIA Compatible)
- Fast Propagation Times (Typical 15 ns)
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise and Fall Times Less Than 20 ns
- DS 3487 Provides Second Source

# MC3487

### QUAD EIA-422 LINE DRIVER WITH THREE-STATE OUTPUTS

SEMICONDUCTOR  
TECHNICAL DATA


**D SUFFIX**  
PLASTIC PACKAGE  
CASE 751B  
(SO-16)




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648

7

**Driver Block Diagram**



**PIN CONNECTIONS**



**TRUTH TABLE**

Input	Control Input	Non-Inverting Output	Inverting Output
H	H	H	L
L	H	L	H
X	L	Z	Z

L = Low Logic State  
H = High Logic State  
X = Irrelevant  
Z = Third-State (High Impedance)

**ORDERING INFORMATION**

Device	Operating Temperature Range	Package
MC3487P	$T_A = 0 \text{ to } +70^\circ\text{C}$	Plastic DIP
MC3487D		SO-16

# MC3487

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	8.0	Vdc
Input Voltage	V <sub>I</sub>	5.5	Vdc
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	C
Operating Junction Temperature Range	T <sub>J</sub>	150	C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	C

**ELECTRICAL CHARACTERISTICS** (Unless otherwise noted, specifications apply 4.75 V ≤ V<sub>CC</sub> ≤ 5.25 V and 0 C ≤ T<sub>A</sub> ≤ 70 C. Typical values measured at V<sub>CC</sub> = 5.0 V, and T<sub>A</sub> = 25 C.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Voltage – Low Logic State	V <sub>IL</sub>	–	–	0.8	Vdc
Input Voltage – High Logic State	V <sub>IH</sub>	2.0	–	–	Vdc
Input Current – Low Logic State (V <sub>IL</sub> = 0.5 V)	I <sub>IL</sub>	–	–	–400	μA
Input Current – High Logic State (V <sub>IH</sub> = 2.7 V) (V <sub>IH</sub> = 5.5 V)	I <sub>IH</sub>	–	–	+50 +100	μA
Input Clamp Voltage (I <sub>IK</sub> = –18 mA)	V <sub>IK</sub>	–	–	–1.5	V
Output Voltage – Low Logic State (I <sub>OL</sub> = 48 mA)	V <sub>OL</sub>	–	–	0.5	V
Output Voltage – High Logic State (I <sub>OH</sub> = –20 mA)	V <sub>OH</sub>	2.5	–	–	V
Output Short-Circuit Current (V <sub>IH</sub> = 2.0 V, Note 1)	I <sub>OS</sub>	–40	–	–140	mA
Output Leakage Current – Hi-Z State (V <sub>IL</sub> = 0.5 V, V <sub>IL(Z)</sub> = 0.8 V) (V <sub>IH</sub> = 2.7 V, V <sub>IL(Z)</sub> = 0.8 V)	I <sub>OL(Z)</sub>	–	–	+100 +100	μA
Output Leakage Current – Power OFF (V <sub>OH</sub> = 6.0 V, V <sub>CC</sub> = 0 V) (V <sub>OL</sub> = –0.25 V, V <sub>CC</sub> = 0 V)	I <sub>OL(off)</sub>	–	–	+100 –100	μA
Output Offset Voltage Difference (Note 2)	V <sub>OS</sub> – V <sub>OS</sub>	–	–	+0.4	V
Output Differential Voltage (Note 2)	V <sub>OD</sub>	2.0	–	–	V
Output Differential Voltage Difference (Note 2)	ΔV <sub>OD</sub>	–	–	+0.4	V
Power Supply Current (Control Pins = Gnd, Note 3) (Control Pins = 2.0 V)	I <sub>CCX</sub> I <sub>CC</sub>	–	–	105 85	mA


- NOTES:** 1. Only one output may be shorted at a time.  
2. See EIA Specification EIA-422 for exact test conditions.  
3. Circuit in three-state condition.

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25 C, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Propagation Delay Times					ns
High to Low Output	t <sub>PHL</sub>	–	–	20	
Low to High Output	t <sub>PLH</sub>	–	–	20	
Output Transition Times – Differential					ns
High to Low Output	t <sub>THL</sub>	–	–	20	
Low to High Output	t <sub>TLH</sub>	–	–	20	
Propagation Delay – Control to Output (R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 50 pF) (R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 50 pF) (R <sub>L</sub> = ∞, C <sub>L</sub> = 50 pF) (R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 50 pF)	t <sub>PHZ(E)</sub> t <sub>PLZ(E)</sub> t <sub>PZH(E)</sub> t <sub>PZL(E)</sub>	–	–	25 25 30 30	ns


# MC3487

**Figure 1. Three-State Enable Test Circuit and Waveforms**



7

**Figure 2. Propagation Delay Times Input to Output Waveforms and Test Circuit**



# MC3487

Figure 3. Output Transition Times Test Circuit and Waveforms




Figure 4. Output Current versus Output Voltage





Figure 5. Output Sink Current versus Output Voltage



7