NE/SE567

DESCRIPTION

The NE/SE567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency and output delay are independently determined by means of four external components.

FEATURES

- Wide frequency range (.01Hz to 500kHz)
- High stability of center frequency
- Independently controllable bandwidth (up to 14%)
- · High out-band signal and noise rejection
- Logic-compatible output with 100mA current sinking capability
- · Inherent immunity to false signals
- Frequency adjustment over a 20-to-1 range with an external resistor
- · Military processing available

APPLICATIONS

- Touch-Tone® decoding
- Carrier current remote controls
- Ultrasonic controls (remote TV, etc.)
- Communications paging
- Frequency monitoring and control
- Wireless intercom
- Precision oscillator

PIN CONFIGURATIONS





Figure 1. Pin Configurations

BLOCK DIAGRAM



®Touch-Tone is a registered trademark of AT&T.

Figure 2. Block Diagram

NE/SE567

EQUIVALENT SCHEMATIC




Figure 3. Equivalent Schematic

NE/SE567

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#	
8-Pin Plastic SO	0 to +70°C	NE567D	SOT96-1	
14-Pin Cerdip	0 to +70°C	NE567F	0581B	
8-Pin Plastic DIP	0 to +70°C	NE567N	SOT97-1	
8-Pin Plastic SO	-55°C to +125°C	SE567D	SOT96-1	
8-Pin Cerdip	-55°C to +125°C	SE567FE	0581B	
8-Pin Plastic DIP	-55°C to +125°C	SE567N	SOT97-1	

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	°C °C	
T _A	Operating temperature NE567 SE567	0 to +70 -55 to +125		
Vcc	Operating voltage	10	V	
V+	Positive voltage at input	0.5 +V _S	V	
V-	Negative voltage at input	-10	V _{DC}	
V _{OUT}	Output voltage (collector of output transistor)	15	V _{DC}	
T _{STG}	Storage temperature range	-65 to +150	°C	
PD	Power dissipation	300	mW	

NE/SE567

DC ELECTRICAL CHARACTERISTICS

V +=5.0V; T_A=25°C, unless otherwise specified.

SYMBOL	DADAMETED	TEST SOUDITIONS	SE567			NE567			UNIT
SYMBOL PARAMETER		TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNII
Center fr	requency ¹						_		
fo	Highest center frequency			500			500		kHz
fo	Center frequency stability ²	-55 to +125°C		35 ±140			35 ±140		ppm/°C
		0 to +70°C		35 ±60			35 ±60		ppm/°C
1o	Center frequency distribution	$f_0 = 100kHz = \frac{1}{1.1R_1C_1}$	-10	0	+10	-10	0	+10	%
fo	Center frequency shift with supply voltage	$f_O = 100kHz = \frac{1}{1.1R_1C_1}$		0.5	1		0.7	2	%/V
Detectio	n bandwidth	<u> </u>					•		
вw	Largest detection bandwidth	$f_0 = 100kHz = \frac{1}{1.1R_1C_1}$	12	14	16	10	14	18	% of fo
BW	Largest detection bandwidth skew			2	4		3	6	% of fo
BW	Largest detection bandwidth— variation with temperature	V _I =300mV _{RMS}		±0.1			±0.1		%/°C
BW	Largest detection bandwidth—variation with supply voltage	V _I =300mV _{RMS}		±2			±2		%/V
Input							•		
R _{IN}	Input resistance		15	20	25	15	20	25	kΩ
VI	Smallest detectable input voltage ⁴	I _L =100mA, f _i =f _O		20	25		20	25	mV _{RMS}
	Largest no-output input voltage4	I _L =100mA, f _I =f _O	10	15		10	15		mV _{RMS}
Greatest simultaneous out-band signal-to-in-band signal ratio			+6			+6		dB	
	Minimum input signal to wide- band noise ratio	B _n =140kHz		-6			-6		dB
Output	· · · · · · · · · · · · · · · · · · ·						-		
	Fastest on-off cycling rate			f _O /20			f _O /20		
	"1" output leakage current	V ₈ =15V		0.01	25		0.01	25	μА
	"0" output voltage	I _L =30mA		0.2	0.4		0.2	0.4	V
		I _L =100mA		0.6	1.0		0.6	1.0	l v
t _F	Output fall time ³	R _L =50Ω		30			30		ns
t _A	Output rise time ³	R _L =50Ω		150			150		ns
General									
V _{CC}	Operating voltage range		4.75		9.0	4.75		9.0	٧
	Supply current quiescent			6	8		7	10	mA
	Supply current—activated	R _L =20kΩ		11	13		12	15	mA
t _{PD}	Quiescent power dissipation			30			35		mW

- 1. Frequency determining resistor R_1 should be between 2 and $20k\Omega$
- Applicable over 4.75V to 5.75V. See graphs for more detailed information.
 Pin 8 to Pin 1 feedback R_L network selected to eliminate pulsing during turn-on and turn-off.
 With R₂=130kΩ from Pin 1 to V+. See Figure 17.

NE/SE567

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

NE/SE567

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 10.




Figure 13.




Figure 11.




Figure 14.




Figure 12.




Figure 15.

NE/SE567

DESIGN FORMULAS

$$\begin{split} f_0 &\approx \frac{1}{1.1R_1~C_1} \\ BW &\approx 1070~\sqrt{\frac{V_1}{f_0~C_2}}~in~\%~of~f_0 \\ V_1 &\leq 200 m V_{RMS} \end{split}$$

Where

V_I=Input voltage (V_{RMS}) C₂=Low-pass filter capacitor (μF)

PHASE-LOCKED LOOP TERMINOLOGY CENTER FREQUENCY (fo)

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

Detection Bandwidth (BW)

The frequency range, centered about f₀, within which an input signal above the threshold voltage (typically 20mV_{RMS}) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.

Lock Range

The largest frequency range within which an input signal above the threshold voltage will hold a logical zero state on the output.

Detection Band Skew

A measure of how well the detection band is centered about the center frequency, fo. The skew is defined as (f_{MAX}+f_{MIN}-2f_O)/2f_O where fmax and fmin are the frequencies corresponding to the edges of the detection band. The skew can be reduced to zero if necessary by means of an optional centering adjustment.

OPERATING INSTRUCTIONS

Figure 17 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components R₁, C₁, C₂ and C₃.

- Select R1 and C1 for the desired center frequency. For best temperature stability, R1 should be between 2K and 20K ohm, and the combined temperature coefficient of the R1C1 product should have sufficient stability over the projected temperature range to meet the necessary requirements.
- 2. Select the low-pass capacitor, C₂, by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude Variation is known, the appropriate value of f₀ · C₂ necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and C2 may be adjusted accordingly. For example, constant bandwidth operation requires that input amplitude be above 200mV_{RMS}. The bandwidth, as noted on the graph, is then controlled solely by the f₀ · C₂ product (f₀ (Hz), C2(µF)).

TYPICAL RESPONSE




Figure 16. Typical Response

3. The value of C3 is generally non-critical. C3 sets the band edge of a low-pass filter which attenuates frequencies outside the detection band to eliminate spurious outputs. If C3 is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If C3 is too large, turn-on and turn-off of the




Figure 17.

output stage will be delayed until the voltage on C_3 passes the threshold voltage. (Such delay may be desirable to avoid spurious outputs due to transient frequencies.) A typical minimum value for C_3 is $2C_2$.

NE/SE567

4. Optional resistor R2 sets the threshold for the largest "no output" input voltage. A value of 130kΩ is used to assure the tested limit of 10mV_{RMs} min. This resistor can be referenced to ground for increased sensitivity. The explanation can be found in the "optional controls" section which follows.




Figure 18. Typical Output Response




Figure 19. Sensitivity Adjust

AVAILABLE OUTPUTS (Figure 17)

The primary output is the uncommitted output transistor collector, Pin 8. When an in-band input signal is present, this transistor

saturates; its collector voltage being less than 1.0 volt (typically 0.6V) at full output current (100mA). The voltage at Pin 2 is the phase detector output which is a linear function of frequency over the range of 0.95 to 1.05 f₀ with a slope of about 20mV per percent of frequency deviation. The average voltage at Pin 1 is, during lock, a function of the in-band input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave output of magnitude (+V -2V_{BE}) \equiv (+V-1.4V) having a DC average of +V/2. A 1k Ω load may be driven from pin 5. Pin 6 is an exponential triangle of 1V_{P-P} with an average DC level of +V/2. Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stability.

OPERATING PRECAUTIONS

A brief review of the following precautions will help the user achieve the high level of performance of which the 567 is capable.

- Operation in the high input level mode (above 200mV) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input
- stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the inband signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at fo/3, fo/5, etc.
- The 567 will lock onto signals near (2n+1) f_O, and will give an output for signals near (4n+1) f_O where n=0, 1, 2, etc. Thus, signals at 5f_O and 9f_O can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
- Maximum immunity from noise and out-band signals is afforded in the low input level (below 200m/P_{RMS}) and reduced bandwidth operating mode. However, decreased loop damping causes the worst-case lock-up time to increase, as shown by the Greatest Number of Cycles Before Output vs Bandwidth graph.
- 4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum. The power supply should be adequately bypassed close to the 567 with a 0.01 μF or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.

cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a low-frequency oscillation into and out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply or increasing the supply filter capacitor.

SPEED OF OPERATION

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when \mathbb{C}_2 is at a minimum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away from the incoming frequency

NE/SE567

rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical minimum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of C_2 and C_3 which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of $f_0/10$ baud.




Figure 20. Chatter Prevention




Figure 21. Skew Adjust

$$C_2 = \frac{130}{f_0} \mu F$$

$$C_3 = \frac{260}{f_0} \mu F$$

In cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent C₃ voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

OPTIONAL CONTROLS (Figure 19)

The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is taken of the added control possibilities available through the use of additional external components. In the diagrams given, typical

values are suggested where applicable. For best results the resistors used, except where noted, should have the same temperature coefficient. Ideally, silicon diodes would be low-resistivity types, such as forward-biased transistor base-emitter junctions. However, ordinary low-voltage diodes should be adequate for most applications.




Figure 22. BW Reduction

SENSITIVITY ADJUSTMENT (Figure 19)

When operated as a very narrow-band detector (less than 8 percent), both C_2 and C_3 are made quite large in order to improve noise and out-band signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be

improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567 will also give an output for lower-level signals (10mV or lower).

NE/SE567

By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed, C_2 and C_3 are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the out-band beat notes do not feed through to the output stage. Since the input level must




Figure 23. Output Latching

CHATTER PREVENTION (Figure 20)

Chatter occurs in the output stage when C_3 is relatively small, so that the lock transient and the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input (Pin 1) the chatter can be eliminated. Three schemes for doing this are given in Figure 20. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by

making C_3 large, the feedback circuit will enable faster operation of the 567 by allowing C_3 to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.

DETECTION BAND CENTERING (OR SKEW) ADJUSTMENT (Figure 21)

When it is desired to after the location of the detection band (corresponding to the loop capture range) within the lock range, the circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since Rg also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.

ALTERNATE METHOD OF BANDWIDTH REDUCTION (Figure 22)

Although a large value of C_2 will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band conditions. Note that the reduced impedance level at terminal 2 will require that a larger value of C_2 be used for a given filter cutoff

frequency. If more than three 567s are to be used, the network of $R_{\rm B}$ and $R_{\rm C}$ can be eliminated and the $R_{\rm A}$ resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.

OUTPUT LATCHING (Figure 23)

To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between Pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.

REDUCTION OF C1 VALUE

For precision very low-frequency applications, where the value of C_1 becomes large, an overall cost savings may be achieved by inserting a voltage-follower between the R_1 C_1 junction and Pin 6, so as to allow a higher value of R_1 and a lower value of C_1 for a given frequency.

PROGRAMMING

To change the center frequency, the value of R_1 can be changed with a mechanical or solid state switch, or additional C_1 capacitors may be added by grounding them through saturating NPN transistors.

NE/SE567

TYPICAL APPLICATIONS




Figure 24. Typical Applications

NE/SE567




Figure 25. Typical Applications (cont.)

NE/SE567

TYPICAL APPLICATIONS (Continued)




Figure 26. Typical Applications (cont.)