

# PIC16F87XA Data Sheet

# 28/40-pin Enhanced FLASH Microcontrollers

#### Note the following details of the code protection feature on PICmicro<sup>®</sup> MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# PIC16F87XA

# 28/40-Pin Enhanced FLASH Microcontrollers

### **Devices Included in this Data Sheet:**

- PIC16F873A
- PIC16F876A
- PIC16F874A PIC16F877A

# High Performance RISC CPU:

- Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 8K x 14 words of FLASH Program Memory, Up to 368 x 8 bytes of Data Memory (RAM), Up to 256 x 8 bytes of EEPROM Data Memory
- Pinout compatible to other 28-pin or 40/44-pin PIC16CXXX and PIC16FXXX microcontrollers

# **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
  - Capture is 16-bit, max. resolution is 12.5 ns
  - Compare is 16-bit, max. resolution is 200 ns
  - PWM max. resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI™ (Master mode) and I<sup>2</sup>C™ (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

### **Analog Features:**

- 10-bit, up to 8 channel Analog-to-Digital Converter (A/D)
- Brown-out Reset (BOR)
- Analog Comparator module with:
  - Two analog comparators
  - Programmable on-chip voltage reference (VREF) module
  - Programmable input multiplexing from device inputs and internal voltage reference
  - Comparator outputs are externally accessible

### **Special Microcontroller Features:**

- 100,000 erase/write cycle Enhanced FLASH
   program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Data EEPROM Retention > 40 years
- Self-reprogrammable under software control
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- Single supply 5V In-Circuit Serial Programming
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- In-Circuit Debug (ICD) via two pins

# **CMOS Technology:**

- Low power, high speed FLASH/EEPROM technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Commercial and Industrial temperature ranges
- Low power consumption

	Prog	ram Memory	Data	FERROM		10-bit	ССР	Ν	ISSP		Timoro	
Device	Bytes	# Single Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O			SPI	Master I <sup>2</sup> C	USART	Timers 8/16-bit	Comparators
PIC16F873A	7.2K	4096	192	128	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F874A	7.2K	4096	192	128	33	8	2	Yes	Yes	Yes	2/1	2
PIC16F876A	14.3K	8192	368	256	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F877A	14.3K	8192	368	256	33	8	2	Yes	Yes	Yes	2/1	2


# PIC16F87XA

PDIP (28-pin), SOIC, SSOP


### **Pin Diagrams**

MCLR/VPP ° 1 28 🗌 ↔ RB7/PGD 27 → RB6/PGC 2 RA0/AN0 26 → RB5 25 → RB4 24 → RB3/PGM RA1/AN1 ◄ Г 3 PIC16F876A/873A RA2/AN2/VREF-/CVREF 4 5 RA3/AN3/VREF+ -23 🗌 🔶 RB2 RA4/T0CKI/C1OUT -6 22 🗖 ↔ RB1 RA5/AN4/SS/C2OUT 7 21 → RB0/INT 20 → VDD 8 Vss Π OSC1/CLKIN-9 19 🗖 🖛 Vss OSC2/CLKOUT -10 RC0/T1OSO/T1CKI -►□ 11 RC1/T1OSI/CCP2 ← 12  $16 \longrightarrow RC5/SDO$  $15 \longrightarrow RC4/SDI/SDA$ RC2/CCP1 -13 -- 🗌 14 RC3/SCK/SCL -

MLF



# **Pin Diagram**



# **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	
3.0	Data EEPROM and FLASH Program Memory	. 31
4.0	I/O Ports	. 39
5.0	Timer0 Module	. 51
6.0	Timer1 Module	. 55
7.0	Timer2 Module	. 59
8.0	Capture/Compare/PWM Modules	. 61
9.0	Master Synchronous Serial Port (MSSP) Module	. 69
10.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	109
11.0	Analog-to-Digital Converter (A/D) Module	125
12.0	Comparator Module	133
13.0	Comparator Voltage Reference Module	139
14.0	Special Features of the CPU	141
15.0	Instruction Set Summary	157
16.0	Development Support	165
17.0	Electrical Characteristics	171
18.0	DC and AC Characteristics Graphs and Tables	195
19.0	Packaging Information	197
Apper	ndix A: Revision History	207
Apper	ndix B: Device Differences	207
Apper	ndix C: Conversion Considerations	208
Index		209
On-Li	ne Support	217
Reade	er Response	218
PIC16	SF87XA Product Identification System	219

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW

This document contains device specific information about the following devices:

- PIC16F873A
- PIC16F874A
- PIC16F876A
- PIC16F877A

PIC16F873A/876A devices are available only in 28-pin packages, while PIC16F874A/877A devices are available in 40-pin and 44-pin packages. All devices in the PIC16F87XA family share common architecture, with the following differences:

- the PIC16F873A and PIC16F876A have one-half of the total on-chip memory of the PIC16F874A and PIC16F877A
- the 28-pin devices have three I/O ports, while the 40/44-pin devices have five
- the 28-pin devices have 14 interrupts, while the 40/44-pin devices have 15
- the 28-pin devices have five A/D input channels, while the 40/44-pin devices have eight
- the Parallel Slave Port is implemented only on the 40/44-pin devices


The available features are summarized in Table 1-1. Block diagrams of the PIC16F873A/876A and PIC16F874A/877A devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.

Additional information may be found in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

Key Features	PIC16F873A	PIC16F874A	PIC16F876A	PIC16F877A
Operating Frequency	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz
RESETS (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory (bytes)	128	128	256	256
Interrupts	14	15	14	15
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	—	PSP	_	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Analog Comparators	2	2	2	2
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP

#### TABLE 1-1: PIC16F87XA DEVICE FEATURES


# PIC16F87XA



#### FIGURE 1-1: PIC16F873A/876A BLOCK DIAGRAM

Device	Program FLASH	Data EEPROM	
PIC16F873A	4K words	192 Bytes	128 Bytes
PIC16F876A	8K words	368 Bytes	256 Bytes

**Note 1:** Higher order bits are from the STATUS register.



#### TABLE 1-2:PIC16F873A/876A PINOUT DESCRIPTION

Pin Name	Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1	9	1	ST/CMOS <sup>(3)</sup>	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST
CLKI		I		buffer when configured in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO	10		—	Oscillator crystal or clock output.
OSC2		0		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0		In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	1		ST	Master Clear (input) or programming voltage (output)
MCLR		I		Master Clear (Reset) input. This pin is an active low RESET
				to the device.
Vpp		Р		Programming voltage input.
				PORTA is a bi-directional I/O port.
RA0/AN0	2		TTL	
RA0		I/O		Digital I/O.
AN0		I		Analog input 0.
RA1/AN1	3		TTL	
RA1		I/O		Digital I/O.
AN1		I		Analog input 1.
RA2/AN2/VREF-/CVREF	4		TTL	
RA2		I/O		Digital I/O.
AN2		I		Analog input 2.
VREF-				A/D reference voltage (Low) input.
CVREF	_	0		Comparator VREF output.
RA3/AN3/VREF+	5	1/0	TTL	
RA3 AN3		I/O I		Digital I/O. Analog input 3.
VREF+				A/D reference voltage (High) input .
	C	•	ст	
RA4/T0CKI/C1OUT RA4	6	I/O	ST	Digital I/O – Open drain when configured as output.
TOCKI		1/0		Timer0 external clock input.
C1OUT		Ö		Comparator 1 output.
RA5/SS/AN4/C2OUT	7	-	TTL	
RA5	i	I/O		Digital I/O.
SS		./ C		SPI slave select input.
AN4		I		Analog input 4.
C2OUT		0		Comparator 2 output.
Legend: I = input — = Not use	O = out	put TL input		put/output P = power hmitt Trigger input

**Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 1-2:	PIC16F873A/876A PINOUT DESCRIPTION (CONTINUED)

Pin Name	Pin#	I/O/P Type	Buffer Type	Description
				PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21		TTL/ST <sup>(1)</sup>	
RB0		I/O		Digital I/O.
INT		I		External interrupt.
RB1	22	I/O	TTL	Digital I/O.
RB2	23	I/O	TTL	Digital I/O.
RB3/PGM	24		TTL	
RB3	24	I/O		Digital I/O.
PGM		I/O		Low voltage ICSP programming enable pin.
RB4	25	I/O	TTL	Digital I/O.
RB5	26	I/O	TTL	-
		1/0		Digital I/O.
RB6/PGC	27	1/0	TTL/ST <sup>(2)</sup>	Divited I/O
RB6 PGC		1/O 1/O		Digital I/O. In-Circuit Debugger and ICSP programming clock.
	00	1/0	TTL (07(2)	
RB7/PGD RB7	28	I/O	TTL/ST <sup>(2)</sup>	
RB7 PGD		1/O 1/O		Digital I/O. In-Circuit Debugger and ICSP programming data.
			<b>0</b> T	PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	1/2	ST	Divited I/O
RC0 T1OSO		1/O O		Digital I/O. Timer1 oscillator output.
T1CKI				Timer1 oscillator output. Timer1 external clock input.
RC1/T1OSI/CCP2	12	'	ST	
RC1/11051/CCP2 RC1	12	I/O	31	Digital I/O.
TIOSI		1/0		Timer1 oscillator input.
CCP2		I/O		Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1	13		ST	
RC2		I/O		Digital I/O.
CCP1		I/O		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14		ST	
RC3		I/O	-	Digital I/O.
SCK		I/O		Synchronous serial clock input/output for SPI mode.
SCL		I/O		Synchronous serial clock input/output for I <sup>2</sup> C mode.
RC4/SDI/SDA	15		ST	
RC4		I/O		Digital I/O.
SDI				SPI data in.
SDA		I/O		I <sup>2</sup> C data I/O.
RC5/SDO	16		ST	
RC5		I/O		Digital I/O.
SDO		0		SPI data out.
RC6/TX/CK	17	1/2	ST	
RC6		1/0		Digital I/O.
TX CK		0 I/O		USART asynchronous transmit. USART 1 synchronous clock.
	10		ет	
RC7/RX/DT RC7	18	I/O	ST	Digital I/O.
RX		1		USART asynchronous receive.
DT		I/O		USART synchronous data.
Vss	8, 19	P	_	Ground reference for logic and I/O pins.
			1	Positive supply for logic and I/O pins.
Vdd	20	P	_	

This buffer is a Schmitt Trigger input when used in Serial Programming mode.
 This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

#### TABLE 1-3:PIC16F874A/877A PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1 CLKI	13	14	30	I	ST/CMOS <sup>(4)</sup>	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO
OSC2/CLKOUT OSC2 CLKO	14	15	31	0	_	pins). Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP MCLR VPP	1	2	18	I/P	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low RESET to the device. Programming voltage input.
						PORTA is a bi-directional I/O port.
RA0/AN0 RA0 AN0	2	3	19	I/O I	TTL	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	I/O I	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	5	21	I/O I I O	TTL	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator VREF output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	I/O I I	TTL	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	7	23	I/O I O	ST	Digital I/O – Open drain when configured as output. Timer0 external clock input. Comparator 1 output.
RA5/ <del>SS</del> /AN4/C2OUT RA5 SS AN4 C2OUT	7	8	24	I/O I I O	TTL	Digital I/O. SPI slave select input. Analog input 4. Comparator 2 output.

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

**3:** This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bi-directional I/O port. PORTB can be soft-
						ware programmed for internal weak pull-up on all input
RB0/INT	33	36	8		TTL/ST <sup>(1)</sup>	
RB0				I/O		Digital I/O.
INT				I		External interrupt.
RB1	34	37	9	I/O	TTL	Digital I/O.
RB2	35	38	10	I/O	TTL	Digital I/O.
RB3/PGM	36	39	11		TTL	
RB3				I/O		Digital I/O.
PGM				I/O		Low voltage ICSP programming enable pin.
RB4	37	41	14	I/O	TTL	Digital I/O.
RB5	38	42	15	I/O	TTL	Digital I/O.
RB6/PGC	39	43	16	., C	TTL/ST <sup>(2)</sup>	
RB6	39	43	10	I/O	112/3107	Digital I/O.
PGC				1/O		In-Circuit Debugger and ICSP programming clock.
RB7/PGD	40	44	17		TTL/ST(2)	······································
RB7	40		17	I/O	112/01	Digital I/O.
PGD				I/O		In-Circuit Debugger and ICSP programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32		ST	
RC0/11030/11CKI	15	10	32	I/O	31	Digital I/O.
TIOSO				0		Timer1 oscillator output.
T1CKI				I		Timer1 external clock input.
RC1/T1OSI/CCP2	16	18	35		ST	
RC1	10	10	00	I/O	01	Digital I/O.
T1OSI				I		Timer1 oscillator input.
CCP2				I/O		Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1	17	19	36		ST	
RC2				I/O		Digital I/O.
CCP1				I/O		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37		ST	
RC3				I/O		Digital I/O.
SCK				I/O		Synchronous serial clock input/output for SPI mode
SCL				I/O		Synchronous serial clock input/output for I <sup>2</sup> C mode
RC4/SDI/SDA	23	25	42		ST	
RC4				I/O		Digital I/O.
SDI						SPI data in.
SDA				I/O		I <sup>2</sup> C data I/O.
RC5/SDO	24	26	43		ST	
RC5				I/O		Digital I/O.
SDO				0		SPI data out.
RC6/TX/CK	25	27	44	1/2	ST	
RC6 TX				1/O O		Digital I/O.
CK				0 I/O		USART asynchronous transmit. USART 1 synchronous clock.
		00		"0	<b>0T</b>	COART I Synchronous Clock.
RC7/RX/DT	26	29	1	1/0	ST	Digital I/O.
RC7 RX				1/O		USART asynchronous receive.
DT				1/0		USART asynchronous receive.
	1		l			
Legend: I = input	O = output	+		O = input	/output	P = power

TABLE 1-3:	PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)
IADLE I-J.	FIG 10F0/4A/0//A FINOUT DESCRIPTION (CONTINUED)

**Note 1:**This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

**3:** This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTD is a bi-directional I/O port or parallel slave por
					(2)	when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38		ST/TTL <sup>(3)</sup>	
RD0 PSP0				I/O I/O		Digital I/O. Parallel Slave Port data.
	20	20	20	1/0	от/тті (3)	Falallel Slave Folt Uala.
RD1/PSP1 RD1	20	22	39	I/O	ST/TTL <sup>(3)</sup>	Digital I/O.
PSP1				1/O		Parallel Slave Port data.
RD2/PSP2	21	23	40	., 0	ST/TTL <sup>(3)</sup>	
RD2	21	20	-10	I/O	ONTIL	Digital I/O.
PSP2				I/O		Parallel Slave Port data.
RD3/PSP3	22	24	41		ST/TTL <sup>(3)</sup>	
RD3				I/O		Digital I/O.
PSP3				I/O		Parallel Slave Port data.
RD4/PSP4	27	30	2		ST/TTL <sup>(3)</sup>	
RD4				I/O		Digital I/O.
PSP4				I/O		Parallel Slave Port data.
RD5/PSP5	28	31	3		ST/TTL <sup>(3)</sup>	
RD5				I/O		Digital I/O.
PSP5				I/O	(2)	Parallel Slave Port data.
RD6/PSP6	29	32	4		ST/TTL <sup>(3)</sup>	
RD6 PSP6				I/O I/O		Digital I/O. Parallel Slave Port data.
	00	00	-	1/0	ot (3)	Falallel Slave Folt Gala.
RD7/PSP7 RD7	30	33	5	I/O	ST/TTL <sup>(3)</sup>	Digital I/O.
PSP7				1/O		Parallel Slave Port data.
				., 0		PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25		ST/TTL <sup>(3)</sup>	
RE0	0	9	25	I/O	31/112.7	Digital I/O.
RD				", C		Read control for parallel slave port.
AN5				I		Analog input 5.
RE1/WR/AN6	9	10	26		ST/TTL <sup>(3)</sup>	
RE1				I/O		Digital I/O.
WR				I		Write control for parallel slave port.
AN6				I		Analog input 6.
RE2/CS/AN7	10	11	27		ST/TTL <sup>(3)</sup>	
RE2 CS				I/O		Digital I/O.
AN7						Chip select control for parallel slave port. Analog input 7.
Vss	12,31	13,34	6,29	P		Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	P		Positive supply for logic and I/O pins.
NC		1,17,	12,13,			These pins are not internally connected. These pins
	_	28,40	33,34		_	should be left unconnected.
Legend: I = input	O = outpu			O = inpu		P = power

#### TABLE 1-3: PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.


2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

**3:** This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

# 2.0 MEMORY ORGANIZATION

There are three memory blocks in each of the PIC16F87XA devices. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 3.0.


Additional information on device memory may be found in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).



# 2.1 **Program Memory Organization**

The PIC16F87XA devices have a 13-bit program counter capable of addressing an 8K word x 14 bit program memory space. The PIC16F876A/877A devices have 8K words x 14 bits of FLASH program memory, while PIC16F873A/874A devices have 4K words x 14 bits. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.



# 2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

Note:	EEPROM Data Memory description can be
	found in Section 4.0 of this data sheet.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register (FSR).

FIGURE 2-3:
-------------

#### PIC16F876A/877A REGISTER FILE MAP

Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	00h	OPTION_REG	8011 81h	TMR0	101h	OPTION_REG	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18E
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18C
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18D
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18E
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18F
T1CON	10h		90h		110h		190
TMR2	11h	SSPCON2	91h		111h		191
T2CON	12h	PR2	92h		112h		192
SSPBUF	13h	SSPADD	93h		113h		193
SSPCON	14h	SSPSTAT	94h		114h		194
CCPR1L	15h		95h		115h		195
CCPR1H	16h		96h		116h		196
CCP1CON	17h		97h	General Purpose	117h	General Purpose	197
RCSTA	18h	TXSTA	98h	Register	118h	Register	198
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199
RCREG	1Ah		9Ah		11Ah		19A
CCPR2L	1Bh		9Bh		11Bh		19E
CCPR2H	1Ch	CMCON	9Ch		11Ch		19C
CCP2CON	1Dh	CVRCON	9Dh		11Dh		19E
ADRESH	1Eh	ADRESL	9Eh		11Eh		19E
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F
	20h		A0h		120h		1A0
General Purpose		General Purpose		General Purpose		General Purpose	
Register		Register		Register		Register	
96 Bytes		80 Bytes	EFh	80 Bytes	16Fh	80 Bytes	1EF
	756	accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h 17Fh	accesses 70h - 7Fh	1F0 1FF
Bank 0	7Fh	Bank 1	FFh	Bank 2		Bank 3	IFF
	optod dat	a memory location	o rood a	- 'O'			

2: These registers are reserved, maintain these registers clear.

# FIGURE 2-4: PIC16F873A/874A REGISTER FILE MAP

	File Address	A	File ddress	,	File Address		File Addres
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dł
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h	110001100	190h
TMR2	11h	SSPCON2	91h				1001
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h	00101/11	95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah	OF BILO	9Ah				
CCPR2L	1Bh		9Bh				
CCPR2H	1Ch	CMCON	9Ch				
CCP2CON	1Dh	CVRCON	9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh				
ADCONU	20h	ABOONT			120h		1A0h
General		General	A0h				
Purpose Register		Purpose Register		accesses		accesses	
-		Ū		20h-7Fh		A0h - FFh	4 <b></b> -'
96 Bytes		96 Bytes			16Fh 170h		1EFr 1F0h
	7Fh		FFh		17Fh		1FFh
Bank 0		Bank 1		Bank 2		Bank 3	
Unimple * Not a p Note 1: These	hysical reg registers a	ata memory locati jister. are not implemente	ed on the	as '0'.		-	

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral features section.

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY
------------	-----------------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 0	1										
00h <sup>(3)</sup>	INDF	Addressin	g this locatio	on uses cont	ents of FSR	to address d	ata memory (	not a physic	al register)	0000 0000	29, 148
01h	TMR0	Timer0 Mo	odule Regis	ster						xxxx xxxx	53, 148
02h <sup>(3)</sup>	PCL	Program (	Counter (PC	C) Least Sig	nificant Byte					0000 0000	28, 148
03h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	20, 148
04h <sup>(3)</sup>	FSR	Indirect D	ata Memory	Address P	ointer		•	•		xxxx xxxx	29, 148
05h	PORTA	—	—	PORTA Da	ta Latch wh	en written: F	PORTA pins v	when read		0x 0000	41, 148
06h	PORTB	PORTB D	ata Latch w	hen written	: PORTB pir	ns when read	d			xxxx xxxx	43, 148
07h	PORTC	PORTC D	ata Latch w	hen written	: PORTC pir	ns when rea	d			xxxx xxxx	45, 148
08h <sup>(4)</sup>	PORTD	PORTD D	ata Latch w	vhen written	: PORTD pi	ns when rea	d			xxxx xxxx	46, 148
09h <sup>(4)</sup>	PORTE	—	—	—	—	—	RE2	RE1	RE0	xxx	47, 148
0Ah <sup>(1,3)</sup>	PCLATH	_	_	_	Write Buffe	r for the upp	er 5 bits of th	e Program	Counter	0 0000	28, 148
0Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	22, 148
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	24, 148
0Dh	PIR2		CMIF		EEIF	BCLIF		_	CCP2IF	-0-0 00	26, 148
0Eh	TMR1L	Holding re	gister for th	he Least Sig	nificant Byte	of the 16-b	it TMR1 Reg	ister		xxxx xxxx	58, 148
0Fh	TMR1H	Holding re	gister for th	ne Most Sigi	nificant Byte	of the 16-bi	t TMR1 Regi	ster		xxxx xxxx	58, 148
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	55, 148
11h	TMR2	Timer2 Mo	odule Regis	ter	•	•	•	•	•	0000 0000	60, 148
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	59, 148
13h	SSPBUF	Synchron	ous Serial F	Port Receive	e Buffer/Tran	smit Registe	ər			xxxx xxxx	77, 148
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	71, 80, 148
15h	CCPR1L	Capture/C	compare/PV	VM Registe	r1 (LSB)					xxxx xxxx	61, 148
16h	CCPR1H	Capture/C	compare/PV	VM Registe	r1 (MSB)					xxxx xxxx	61, 148
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	62, 148
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	110, 148
19h	TXREG	USART T	ransmit Dat	a Register						0000 0000	116, 148
1Ah	RCREG		eceive Data	9						0000 0000	116, 148
1Bh	CCPR2L	Capture/C	compare/PV	VM Registe	r2 (LSB)					xxxx xxxx	61, 148
1Ch	CCPR2H	Capture/C	compare/PV	VM Register	r2 (MSB)					xxxx xxxx	61, 148
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	62, 148
1Eh	ADRESH	A/D Resu	lt Register I	ligh Byte						xxxx xxxx	131, 148
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	125, 148

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.

3: These registers can be addressed from any bank.

4: PORTD, PORTE, TRISD, and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.

5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 1											
80h <sup>(3)</sup>	INDF		ng this locati vsical registe		ntents of FSF	R to addres	s data memo	ry		0000 0000	29, 148
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	21, 148
82h <sup>(3)</sup>	PCL	Program	Counter (PC	) Least Sig	nificant Byte					0000 0000	28, 148
83h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	20, 148
84h <sup>(3)</sup>	FSR	Indirect D	ata Memory	Address P	ointer					xxxx xxxx	29, 148
85h	TRISA	—	—	PORTA Da	ata Direction	Register				11 1111	41, 148
86h	TRISB	PORTB D	ata Directio	n Register						1111 1111	43, 148
87h	TRISC	PORTC D	ata Directio	n Register						1111 1111	45, 148
88h <sup>(4)</sup>	TRISD	PORTD D	ata Directio	n Register						1111 1111	46, 148
89h <sup>(4)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE		PORTE Dat	a Direction	Bits	0000 -111	48, 148
8Ah <sup>(1,3)</sup>	PCLATH	—	—	_	Write Buffer	for the upp	er 5 bits of th	e Program	Counter	0 0000	28, 148
8Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	22, 148
8Ch	PIE1	PSPIE <sup>(2)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	23, 149
8Dh	PIE2	—	CMIE	_	EEIE	BCLIE	_	—	CCP2IE	-0-0 00	25, 149
8Eh	PCON	_	_	_	_	_	_	POR	BOR	dd	27, 149
8Fh	—	Unimplem	nented							—	_
90h	—	Unimplem	nented							—	—
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	81, 149
92h	PR2		eriod Regist							1111 1111	60, 149
93h	SSPADD	Synchron	ous Serial F	ort (I <sup>2</sup> C mo	de) Address	Register		-	-	0000 0000	77, 149
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	77, 149
95h		Unimplem	nented							_	
96h	—	Unimplem	nented							—	—
97h	—	Unimplem								—	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	109, 149
99h	SPBRG		e Generator	Register						0000 0000	111, 149
9Ah	—	Unimplem								-	—
9Bh	—	Unimplem	-							—	—
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	133, 149
9Dh	CVRCON	CVREN	CVROE	CVRR		CVR3	CVR2	CVR1	CVR0	000- 0000	139, 149
9Eh	ADRESL		It Register L	ow Byte		5050-	20205		5050-	XXXX XXXX	131, 149
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0 0000	126, 149

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.

**3:** These registers can be addressed from any bank.

4: PORTD, PORTE, TRISD, and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.

5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY	(CONTINUED)	)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 2	1										
100h <sup>(3)</sup>	INDF		g this locati sical registe		ntents of FS	R to address	s data memo	ry		0000 0000	29, 148
101h	TMR0	Timer0 Mo	odule Regis	ter						XXXX XXXX	53, 148
102h <sup>(3)</sup>	PCL	Program (	Counter's (F	PC) Least S	ignificant By	te				0000 0000	28, 148
103h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	20, 148
104h <sup>(3)</sup>	FSR	Indirect Da	ata Memory	Address P	ointer			•		xxxx xxxx	29, 148
105h	—	Unimplem	ented							—	
106h	PORTB	PORTB D	ata Latch w	hen written	: PORTB pir	ns when read	b			XXXX XXXX	43, 148
107h	—	Unimplem	ented							_	—
108h	—	Unimplem	ented								—
109h	—	Unimplem	ented							—	
10Ah <sup>(1,3)</sup>	PCLATH			_	Write Buffe	r for the upp	er 5 bits of th	ne Program	Counter	0 0000	28, 148
10Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	22, 148
10Ch	EEDATA	EEPROM	Data Regis	ter Low By	te					xxxx xxxx	37, 149
10Dh	EEADR	EEPROM	Address R	egister Low	Byte					xxxx xxxx	37, 149
10Eh	EEDATH	—	_	EEPROM	Data Registe	er High Byte				xx xxxx	37, 149
10Fh	EEADRH	_	_	_	(5)	EEPROM A	Address Reg	ister High B	syte	xxxx	37, 149
Bank 3											•
180h <sup>(3)</sup>	INDF		g this locati sical registe		ntents of FS	R to address	s data memo	ry		0000 0000	29, 148
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	21, 148
182h <sup>(3)</sup>	PCL	Program (	Counter (PC	) Least Sig	gnificant Byt	е		•		0000 0000	28, 148
183h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	20, 148
184h <sup>(3)</sup>	FSR	Indirect D	ata Memory	Address P	ointer					XXXX XXXX	29, 148
185h	—	Unimplem								_	
186h	TRISB	PORTB D	ata Directio	n Register						1111 1111	43, 148
187h	—	Unimplem	ented	-						—	
188h	—	Unimplem	ented								
189h	—	Unimplemented —									—
18Ah <sup>(1,3)</sup>	PCLATH	_	_	_	Write Buffe	r for the upp	er 5 bits of th	e Program	Counter	0 0000	28, 148
18Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	22, 148
18Ch	EECON1	EEPGD			—	WRERR	WREN	WR	RD	x x000	32, 149
18Dh	EECON2	EEPROM	Control Re	gister2 (not	a physical r	egister)					37, 149
18Eh	—	Reserved	maintain cl	ear						0000 0000	—
18Fh	—	Reserved	maintain cl	ear						0000 0000	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.

**3:** These registers can be addressed from any bank.

4: PORTD, PORTE, TRISD, and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.

5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

### 2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note:	The C and DC bits operate as a borrow
	and digit borrow bit, respectively, in sub-
	traction. See the SUBLW and SUBWF
	instructions for examples.

# REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x					
	IRP	RP1	RP0	TO	PD	Z	DC	С					
	bit 7							bit 0					
bit 7	IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)												
bit 6-5	<b>RP1:RP0</b> : Register Bank Select bits (used for direct addressing)												
	11 = Bank 10 = Bank 01 = Bank 00 = Bank	11 = Bank 3 (180h - 1FFh) $10 = Bank 2 (100h - 17Fh)$ $01 = Bank 1 (80h - FFh)$ $00 = Bank 0 (00h - 7Fh)$ Each bank is 128 bytes											
bit 4	TO: Time-o	out bit											
		ower-up, CL T time-out oc		iction, or SI	EEP instruction								
bit 3	PD: Power	-down bit											
		ower-up or t cution of the			on								
bit 2	Z: Zero bit												
		sult of an ari sult of an ari			on is zero on is not zero								
bit 1		arry/borrow			BLW, SUBWF ins	tructions)							
		-out from th ry-out from t			e result occurre he result	ed							
bit 0	1 = A carry	-out from th	e Most Sigr	nificant bit o	UBWF instruction f the result occur of the result occur	irred							
	Note:	complemen	nt of the sec	ond operar	d. A subtraction d. For rotate (R order bit of the	rf, rlf)	instructions						
	Legend:												

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 2.2.2.2 OPTION\_REG Register

The OPTION\_REG Register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### **REGISTER 2-2: OPTION\_REG REGISTER (ADDRESS 81h, 181h)**

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0				
	bit 7							bit				
t 7	RBPU: PO	ORTB Pull-up	Enable bit									
		B pull-ups ar B pull-ups ar		oy individual	port latch valu	es						
it 6		Interrupt Edg		-								
		<ul> <li>1 = Interrupt on rising edge of RB0/INT pin</li> <li>0 = Interrupt on falling edge of RB0/INT pin</li> </ul>										
it 5	TOCS: TM	IR0 Clock So	urce Select	bit								
	1 = Transi	ition on RA4/	T0CKI pin									
	0 = Intern	al instruction	cycle clock	(CLKOUT)								
oit 4	TOSE: TM	IR0 Source E	dge Select	bit								
		nent on high- nent on low-t			•							
it 3	PSA: Pres	scaler Assign	ment bit									
		aler is assign										
	0 = Presc	aler is assign	ed to the Ti	mer0 modul	е							
it 2-0	PS2:PS0:	Prescaler Ra	ate Select b	oits								
	Bit Value	TMR0 Rate	WDT Rate	e								
	000	1:2	1:1									
	001 010	1:4	1:2 1:4									
	010	1 : 8 1 : 16	1:8									
	100	1:32	1:16									
	101	1:64	1:32									
	110	1 : 128	1:64									
	111	1 : 256	1 : 128									
	Legend:											
	R = Read	able bit	W = V	Vritable bit	U = Unimpl	lemented l	bit, read as '	0'				
	- n = Valu	e at POR	'1' = E	Bit is set	'0' = Bit is o	cleared	x = Bit is u	nknown				
	Note:	When using	low voltage	e ICSP prog	ramming (LVP)	and the r	oull-ups on F	PORTB ar				
	NOLE.		3 in the TR		must be clear							

and ensure the proper operation of the device

### 2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 2-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF		
	bit 7							bit 0		
bit 7	GIE: Globa	l Interrupt E	nable bit							
	1 = Enable	-	ked interrupt	S						
bit 6	PEIE: Perip	heral Interr	upt Enable b	oit						
			ked peripher eral interrupt	•	i					
bit 5	TMR0IE: T	MR0 Overflo	ow Interrupt	Enable bit						
		s the TMR0 s the TMR0	•							
bit 4	INTE: RB0/	INT Externa	al Interrupt E	nable bit						
			NT external i NT external							
bit 3	RBIE: RB F	Port Change	Interrupt Er	nable bit						
			rt change int ort change in							
bit 2	TMROIF: T	MR0 Overflo	ow Interrupt	Flag bit						
		•	overflowed not overflow	(must be cle	eared in soft	ware)				
bit 1	INTF: RB0/	INT Externa	al Interrupt F	lag bit						
			nal interrupt nal interrupt	(		red in softwa	are)			
bit 0	<b>rbif</b> : RB F	Port Change	Interrupt Fla	ag bit						
	the bit.	<ul> <li>1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).</li> </ul>								
	0 = None o	f the RB7:R	B4 pins hav	e changed s	state					
	Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unin	plemented	bit, read as	'0'		
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is ι	Inknown		

#### 2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

# REGISTER 2-4: PIE1 REGISTER (ADDRESS 8Ch)

		•						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
					(4)			
bit 7					pt Enable bit <sup>(1)</sup>			
	1 = Enables 0 = Disable							
				·	876A devices;	alwaye mai	ntain this h	it cloar
	Note 1. 1					aiways mai		it clear.
bit 6	ADIE: A/D	Converter I	nterrupt Ena	able bit				
	1 = Enables							
	0 = Disable							
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit				
	1 = Enables							
h:+ 1	0 = Disable							
bit 4	TXIE: USA							
	0 = Disable			•				
bit 3	SSPIE: Syn				able bit			
	1 = Enables	s the SSP i	nterrupt					
	0 = Disable	s the SSP i	interrupt					
bit 2	CCP1IE: CO	CP1 Interru	pt Enable b	it				
	1 = Enables							
	0 = Disable		-					
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enabl	e bit			
	1 = Enables			•				
	0 = Disable				ot			
bit 0	TMR1IE: T							
	1 = Enables							
	0 = Disable	s the TMR	I OVERTIOW IN	iterrupt				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC16F87XA

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

#### Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		
	bit 7	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			00111			bit (		
bit 7	1 = A read 0 = No read	or a write o d or write ha	as occurred	taken plac	e (must be c	leared in sol s; always ma		oit clear.		
bit 6	<b>ADIF</b> : A/D ( 1 = An A/D	Converter Ir conversion	nterrupt Flag completed	bit		e, amaye m		in oldan		
0 = The A/D conversion is not complete bit 5 RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty										
bit 4	<b>TXIF</b> : USAI 1 = The US	RT Transmi ART transn	t Interrupt Fl nit buffer is e nit buffer is f	ag bit empty						
bit 3	1 = The SS from the • SPI • I <sup>2</sup> C S • I <sup>2</sup> C M • I <sup>2</sup> C M	P interrupt c e Interrupt S A transmissi Slave A transmissi laster A transmissi The initiated The initiated The initiated A START co	Service Rout on/receptior on/receptior START con STOP conc Restart con Acknowledg ndition occu	occurred, a ine. The co has taken has taken dition was co dition was co	and must be nditions that place. place. place. completed by completed by	cleared in so t will set this y the SSP m the SSP m y the SSP m eted by the s ule was idle ( ule was idle (	odule. odule. odule. odule. SSP module Multi-Maste	e. r system).		
			ondition has			lie was iule (	iviuiti-iviaste	i system).		
bit 2	<u>Capture mo</u> 1 = A TMR 0 = No TMF <u>Compare m</u> 1 = A TMR 0 = No TMF <u>PWM mode</u>	CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode								
bit 1	<b>TMR2IF</b> : TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred									
bit 0	<b>TMR1IF</b> : TI 1 = TMR1 r	<b>TMR1IF</b> : TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow								
	Legend:									
	R = Readal	ole bit	W = Writab	le bit	U = Unimp	elemented bi	t, read as '0'	I.		
		at POR	'1' = Bit is s		'0' = Bit is		x = Bit is u			

#### 2.2.2.6 PIE2 Register

bit bit

bit bit

bit

bit bit

The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt, the SSP bus collision interrupt, EEPROM write operation interrupt, and the comparator interrupt.

Note:	Bit PEIE (INTCON<6>) must be set to	
	enable any peripheral interrupt.	

REGISTER 2-6:	PIE2 REGISTER (ADDRESS 8Dh)
---------------	-----------------------------

- n = Value at POR

	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0
		CMIE		EEIE	BCLIE	—		CCP2IE
	bit 7							bit 0
t 7	Unimplem	ented: Read	d as '0'					
t 6		nparator Inte	•					
		s the Compa the Compa						
t 5		ented: Read		ŗ				
t 4	EEIE: EEP	ROM Write	Operation I	nterrupt Ena	ble bit			
		EEPROM w						
	0 = Disable	EEPROM v	write interru	ipt				
t 3	BCLIE: Bu	s Collision In	nterrupt Ena	able bit				
		bus collisior	•					
	0 = Disable	e bus collisio	n interrupt					
t 2-1	Unimplem	ented: Read	l as '0'					
t 0	CCP2IE: C	CP2 Interrup	ot Enable b	it				
	1 = Enable	s the CCP2	interrupt					
	0 = Disable	es the CCP2	interrupt					
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimpl	lemented bi	t, read as '	0'

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

#### 2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt, the SSP bus collision interrupt, EEPROM write operation interrupt, and the comparator interrupt.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 2-7: PIR2 REGISTER (ADDRESS 0Dh)

U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0
—	CMIF	—	EEIF	BCLIF	—	—	CCP2IF
bit 7							bit 0

bit 7	Unimplemented: Read as '0'
bit 6	CMIF: Comparator Interrupt Flag bit
	<ul> <li>1 = The Comparator input has changed (must be cleared in software)</li> <li>0 = The Comparator input has not changed</li> </ul>
bit 5	Unimplemented: Read as '0'
bit 4	EEIF: EEPROM Write Operation Interrupt Flag bit
	<ul><li>1 = The write operation completed (must be cleared in software)</li><li>0 = The write operation is not complete or has not been started</li></ul>
bit 3	BCLIF: Bus Collision Interrupt Flag bit
	1 = A bus collision has occurred in the SSP, when configured for $I^2C$ Master mode 0 = No bus collision has occurred
bit 2-1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit
	Capture mode:
	<ul> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred</li> <li><u>Compare mode:</u></li> </ul>
	<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> </ul>
	Unused

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 2.2.2.8 PCON Register

The Power Control (PCON) Register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT), and an external MCLR Reset.

Note: BOR is unknown on Power-on Reset. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).

#### REGISTER 2-8: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
_	—	—	—	—	_	POR	BOR
bit 7							bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR**: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0

**BOR**: Brown-out Reset Status bit 1 = No Brown-out Reset occurred


0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	own

# 2.3 PCL and PCLATH

The program counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



# 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

#### 2.3.2 STACK

The PIC16F87XA family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

# 2.4 Program Memory Paging

All PIC16F87XA devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are
	unchanged after a RETURN or RETFIE
	instruction is executed. The user must
	rewrite the contents of the PCLATH regis-
	ter for any subsequent subroutine calls or
	GOTO instructions.

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

#### EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 0x500 BCF PCLATH,4 BSF PCLATH,3	;Select page 1 ;(800h-FFFh)
	CALL SUB1_P1 : :	
SUB1 P1	ORG 0x900	;page 1 (800h-FFFh)
	:	;called subroutine ;page 1 (800h-FFFh)
	RETURN	;return to ;Call subroutine ;in page 0 ;(000h-7FFh)

# 2.5 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-6. A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

#### EXAMPLE 2-2: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR,F	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTINUE			
	:		;yes continue





# PIC16F87XA

NOTES:

# 3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program memory is readable and writable during normal operation (over the full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read and write this memory:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. These devices have 128 or 256 bytes of data EEPROM (depending on the device), with an address range from 00h to FFh. On devices with 128 bytes, addresses from 80h to FFh are unimplemented and will wrap around to the beginning of data EEPROM memory. When writing to unimplemented locations, the on-chip charge pump will be turned off.

When interfacing the program memory block, the EEDATA and EEDATH registers form a two-byte word that holds the 14-bit data for read/write, and the EEADR and EEADRH registers form a two-byte word that holds the 13-bit address of the program memory location being accessed. These devices have 4 or 8K words of program FLASH with an address range from 0000h to 0FFFh for the PIC16F873A/874A, and 0000h to 1FFFh for the PIC16F876A/877A. Addresses above the range of the respective device will wrap around to the beginning of program memory.

The EEPROM data memory allows single byte read and write. The FLASH program memory allows single word reads and four-word block writes. Program memory write operations automatically perform an erasebefore-write on blocks of four words. A byte write in data EEPROM memory automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. Depending on the settings of the write protect bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed. When code protected, the device programmer can no longer access data or program memory; this does NOT inhibit internal reads or writes.

# 3.1 EEADR and EEADRH

The EEADRH:EEADR register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program EEPROM. When selecting a data address value, only the LSByte of the address is written to the EEADR register. When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register.

If the device contains less memory than the full address reach of the address register pair, the Most Significant bits of the registers are not implemented. For example, if the device has 128 bytes of data EEPROM, the Most Significant bit of EEADR is not implemented on access to data EEPROM.

# 3.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, as it is when reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits RD and WR initiate read and write or erase, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write or erase operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write (or erase) operation is interrupted by a MCLR or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR2 register is set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Note: The self-programming mechanism for FLASH program memory has been changed. On previous PIC16F87X devices, FLASH programming was done in single word erase/write cycles. The newer PIC16F87XA devices use a four-word erase/write cycle. See Section 3.6 for more information.

# PIC16F87XA

# REGISTER 3-1: EECON1 REGISTER (ADDRESS 18Ch)

			•	-				
	R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	—	—		WRERR	WREN	WR	RD
	bit 7							bit 0
bit 7	EEPGD: PI	rogram/Data	EEPROM S	Select bit				
		sses program	2					
		sses data m		not be chand	ged while a v	vrite operati	on is in proc	iress
bit 6-4		ented: Rea			gou mino u i	nito oporati		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
bit 3	•	EPROM Er						
			prematurel	v terminated	ł			
					nal operation	)		
	0 <b>= The wr</b>	ite operation	n completed					
bit 2	WREN: EEPROM Write Enable bit							
	1 = Allows write cycles							
	0 = Inhibits write to the EEPROM							
bit 1	WR: Write	Control bit						
	<ol> <li>I = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.</li> </ol>							
		, (	t cleared) in EPROM is (					
bit 0	RD: Read (	•		complete				
DILU			M road: PD	ic cloared i	n hardwara	The PD hit	can only bo	cot (not
	1 = Initiates an EEPROM read; RD is cleared in hardware. The RD bit can only be set (not cleared) in software.							
		0 = Does not initiate an EEPROM read						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'
	1							

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), and then set control bit RD (EECON1<0>). The data is available in the very next cycle, in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read, or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 2. Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

EXAMPLE 3-1: DATA EEPROM READ

BSF	STATUS, RP1	;	
BCF	STATUS, RPO	;	Bank 2
MOVF	DATA_EE_ADDR,W	;	Data Memory
MOVWF	EEADR	;	Address to read
BSF	STATUS, RPO	;	Bank 3
BCF	EECON1, EEPGD	;	Point to Data
		;	memory
BSF	EECON1,RD	;	EE Read
BCF	STATUS, RPO	;	Bank 2
MOVF	EEDATA,W	;	W = EEDATA

#### 3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
  - Write 55h to EECON2 in two steps (first to W, then to EECON2)
  - Write AAh to EECON2 in two steps (first to W, then to EECON2)
  - Set the WR bit
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- 10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware.) If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to clear, to indicate the end of the program cycle.

#### EXAMPLE 3-2: DATA EEPROM WRITE

	BSF	STATUS, RP1	;
	BSF	STATUS, RPO	
	BTFSC	EECON,WR1	;Wait for write
	GOTO	\$-1	;to complete
	BCF	STATUS, RPO	;Bank 2
	MOVF	DATA_EE_ADDR,W	;Data Memory
	MOVWF	EEADR	;Address to write
	MOVF	DATA_EE_DATA,W	;Data Memory Value
	MOVWF	EEDATA	;to write
	BSF	STATUS, RPO	;Bank 3
	BCF	EECON1, EEPGD	;Point to DATA
			;memory
	BSF	EECON1,WREN	;Enable writes
	BCF	INTCON,GIE	;Disable INTs.
	MOVLW		;
g g	MOVWF	EECON2 AAh EECON2	;Write 55h
uire	MOVLW	AAh	;
Required Sequence	MOVWF	EECON2	;Write AAh
ш ()	BSF	EECON1,WR	;Set WR bit to
			;begin write
	BSF	INTCON,GIE	;Enable INTs.
	BCF	EECON1,WREN	;Disable writes

### 3.5 Reading FLASH Program Memory

To read a program memory location, the user must write two bytes of the address to the EEADR and EEADRH registers, set the EEPGD control bit (EECON1<7>), and then set control bit RD (EECON1<0>). Once the read control bit is set, the program memory FLASH controller will use the next two instruction cycles to read the data. This causes these two instructions immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATA and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDATA and EEDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

Required Sequence ,	BSF BCF MOVLW MOVWF MOVLW MOVWF BSF BSF BSF NOP NOP	STATUS, RP1 STATUS, RP0 MS_PROG_EE_ADDR EEADRH LS_PROG_EE_ADDR EEADR STATUS, RP0 EECON1, EEPGD EECON1, RD	; ; MS Byte of Program Address to read ; ; LS Byte of Program Address to read ; Bank 3 ; Point to PROGRAM memory ; EE Read ; Any instructions here are ignored as program
L_ ;	BCF MOVF MOVWF MOVF MOVWF	STATUS, RPO EEDATA, W DATAL EEDATH, W DATAH	<pre>; memory is read in second cycle after BSF EECON1,RD ; ; W = LS Byte of Program EEDATA ; ; W = MS Byte of Program EEDATA ;</pre>

#### 3.6 Writing to FLASH Program Memory

FLASH program memory may only be written to if the destination address is in a segment of memory that is not write protected, as defined in bits WRT1:WRT0 of the device configuration word (Register 14-1). FLASH program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = '00'. At the same time, all block writes to program memory are done as erase-and-write operations. The write operation is edge-aligned, and cannot occur across boundaries.

To write program data, it must first be loaded into the buffer registers (see Figure 3-1). This is accomplished by first writing the destination address to EEADR and EEADRH, and then writing the data to EEDATA and EEDATH. After the address and data have been set up, then the following sequence of events must be executed:


- 1. Set the EEPGD control bit (EECON1<7>)
- 2. Write 55h, then AAh, to EECON2 (FLASH programming sequence)
- 3. Set the WR control bit (EECON1<1>)

All four buffer register locations **MUST** be written to with correct data. If only one, two, or three words are being written to in the block of four words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the EEDATA and EEDATH registers. Then the sequence of events to transfer data to the buffer registers must be executed. To transfer data from the buffer registers to the program memory, the EEADR and EEADRH must point to the last location in the four-word block (EEADR<1:0> = (11)). Then the following sequence of events must be executed:

- 1. Set the EEPGD control bit (EECON1<7>)
- 2. Write 55h, then AAh, to EECON2 (FLASH programming sequence)
- Set control bit WR (EECON1<1>) to begin the write operation

The user must follow the same specific sequence to initiate the write for each word in the program block, writing each program word in sequence (00, 01, 10, 11). When the write is performed on the last word (EEADR<1:0> = '11'), the block of four words are automatically erased, and the contents of the buffer registers are written into the program memory.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first three words of the block appears to occur immediately. The processor will halt internal operations for the typical 4 ms, only during the cycle in which the erase takes place (i.e., the last word of the four-word block). This is not SLEEP mode, as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. If the sequence is performed to any other location, the action is ignored.



#### FIGURE 3-1: BLOCK WRITES TO FLASH PROGRAM MEMORY

An example of the complete four-word write sequence is shown in Example 3-4. The initial address is loaded into the EEADRH:EEADR register pair; the four words of data are loaded using indirect addressing.

#### EXAMPLE 3-4: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following: ; 1. A valid starting address (the least significant bits = `00') is loaded in ADDRH: ADDRL ; 2. The 8 bytes of data are loaded, starting at the address in DATADDR ; 3. ADDRH, ADDRL and DATADDR are all located in shared data memory 0x70 - 0x7f STATUS, RP1 BSF ; STATUS, RPO ; Bank 2 BCF ; Load initial address MOVF ADDRH,W MOVWF EEADRH MOVF ADDRL,W MOVWF EEADR ; ; Load initial data address MOVF DATAADDR,W MOVWF FSR ; LOOP MOVF INDF,W ; Load first data byte into lower MOVWF EEDATA ; ; Next byte INCE FSR,F MOVF INDF,W ; Load second data byte into upper MOVWF EEDATH ; INCF FSR,F ; STATUS, RPO ; Bank 3 BSF ; Point to program memory BSF EECON1, EEPGD EECON1,WREN ; Enable writes BSF ; Disable interrupts (if using) BCF INTCON,GIE MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW AAh Required MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence ; processor will stop here and wait for write complete NOP ; after write processor continues with 3rd instruction EECON1,WREN ; Disable writes BCF BSF INTCON,GIE ; Enable interrupts (if using) ; Bank 2 BCF STATUS, RPO ; Increment address INCF EEADR, F ; Check if lower two bits of address are `00' MOVF EEADR,W ANDLW 0x03 ; Indicates when four words have been programmed XORLW 0x03 ; BTFSC STATUS,Z ; Exit if more than four words, GOTO LOOP ; Continue if less than four words

#### 3.7 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM or FLASH program memory. To protect against spurious writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

#### 3.8 Operation During Code Protect

When the data EEPROM is code protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code protected, the microcontroller can read and write to program memory normally, as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory, depending on the setting of bits WR1:WR0 of the configuration word (see Section 14.1 for additional information). External access to the memory is also disabled.

## TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM<br/>AND FLASH PROGRAM MEMORIES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
10Ch	EEDATA	EEPRON	//FLASH	xxxx xxxx	uuuu uuuu						
10Dh	EEADR	EEPRON	//FLASH	Address	Register	Low Byte				xxxx xxxx	uuuu uuuu
10Eh	EEDATH	_		EEPRO	M/FLASH	l Data Regi	ister High B	syte		xxxx xxxx	0 q000
10Fh	EEADRH	_			EEPRO	M/FLASH A	Address Re	gister High	Byte	xxxx xxxx	
18Ch	EECON1	EEPGD				WRERR	WREN	WR	RD	x x000	0 q000
18Dh	EECON2	EEPROM Control Register2 (not a physical register)									
0Dh	PIR2	_	CMIF	_	EEIF	BCLIF			CCP2IF	-0-0 00	-0-0 00
8Dh	PIE2	_	CMIE		EEIE	BCLIE		_	CCP2IE	-0-0 00	-0-0 00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by Data EEPROM or FLASH Program Memory.

# PIC16F87XA

NOTES:

## 4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).

#### 4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and the analog VREF input for both the A/D converters and the comparators. The operation of each pin is selected by clearing/setting the appropriate control bits in the ADCON1 and/or CMCON registers.

Note:	On a Power-on Reset, these pins are con-							
	figured as analog inputs and read as '0'.							
	The comparators are in the Off (digital)							
	state.							


The TRISA register controls the direction of the port pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 4-1: INITIALIZING PORTA


BCF	STATUS,	RP0	;
BCF	STATUS,	RP1	; Bank0
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RP0	; Select Bank 1
MOVLW	0x06		; Configure all pins
MOVWF	ADCON1		; as digital inputs
MOVLW	0xCF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<5:4> as outputs
			; TRISA<7:6>are always
			; read as '0'.




BLOCK DIAGRAM OF RA3:RA0 PINS



#### FIGURE 4-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



#### FIGURE 4-3: BLOCK DIAGRAM OF RA5 PIN



#### TABLE 4-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-/CVREF	bit2	TTL	Input/output or analog input or VREF- or CVREF.
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI/C1OUT	bit4	ST	Input/output or external clock input for Timer0 or comparator output. Output is open drain type.
RA5/SS/AN4/C2OUT	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input or comparator output.

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
05h	PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	—	—	PORTA D	ata Direct	ion Regist	er			11 1111	11 1111
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
9Fh	ADCON1	ADFM	ADCS2		_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and  $\overline{SS}$  enabled, the A/D converter must be set to one of the following modes, where PCFG3:PCFG0 = 0100, 0101, 011x, 1101, 1110, 1111.


#### 4.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the In-Circuit Debugger and Low Voltage Programming function: RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of the PORTB pins, RB7:RB4, have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>). This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.


This interrupt-on-mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, *"Implementing Wake-up on Key Strokes"* (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION\_REG<6>).

RB0/INT is discussed in detail in Section 14.11.1.



#### BLOCK DIAGRAM OF RB7:RB4 PINS



Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3/PGM <sup>(3)</sup>	bit3	TTL	Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/PGC	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data.

#### TABLE 4-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode or In-Circuit Debugger.

**3:** Low Voltage ICSP Programming (LVP) is enabled by default, which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 28-pin and 40-pin mid-range devices.

#### TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	PORTB Data Direction Register							1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 4.3 PORTC and the TRISC Register


PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When the  $I^2C$  module is enabled, the PORTC<4:3> pins can be configured with normal  $I^2C$  levels, or with SMBus levels, by using the CKE bit (SSPSTAT<6>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as the destination, should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


#### FIGURE 4-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<2:0>, RC<7:5>



**3:** Peripheral OE (output enable) is only activated if Peripheral Select is active.

#### FIGURE 4-7:

#### PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<4:3>



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive or Synchronous Data.

Legend: ST = Schmitt Trigger input

#### TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
07h	PORTC	RC7	C7 RC6 RC5 RC4 RC3 RC2 RC1 RC0							xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC	ORTC Data Direction Register							1111 1111	1111 1111

Legend: x = unknown, u = unchanged


#### 4.4 **PORTD and TRISD Registers**

Note:	PORTD and TRISD are not implemented
	on the 28-pin devices.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configureable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

#### FIGURE 4-8: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7.

#### TABLE 4-7:PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-8: SUMMAR	Y OF REGISTERS ASSOCIATED WITH PORTD
-------------------	--------------------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORT	D Data	Directio	on Register					1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	<ul> <li>PORTE Data Direction Bits</li> </ul>			ction Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

#### 4.5 PORTE and TRISE Register

Note:	PORTE and TRISE are not implemented
	on the 28-pin devices.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6, and RE2/CS/AN7), which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

The PORTE pins become the I/O control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make certain that the TRISE<2:0> bits are set, and that the pins are configured as digital inputs. Also ensure that ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

Register 4-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected for analog input, these pins will read as '0's.


TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset, these pins are configured as analog inputs, and read as '0'.

TABLE 4-9: PORTE FUNCTIONS

#### FIGURE 4-9:

#### PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or read control input in Parallel Slave Port mode or analog input:</li> <li>RD</li> <li>1 = Idle</li> <li>0 = Read operation. Contents of PORTD register are output to PORTD I/O pins (if chip selected).</li> </ul>
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or write control input in Parallel Slave Port mode or analog input: WR</li> <li>1 = Idle</li> <li>0 = Write operation. Value of PORTD I/O pins is latched into PORTD register (if chip selected).</li> </ul>
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or chip select control input in Parallel Slave Port mode or analog input: <del>CS</del> 1 = Device is not selected 0 = Device is selected         </li> </ul>

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

#### SUMMARY OF REGISTERS ASSOCIATED WITH PORTE **TABLE 4-10:**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
09h	PORTE	_	—		—	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction Bits		tion Bits	0000 -111	0000 -111
9Fh	ADCON1	ADFM	ADCS2		_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

#### REGISTER 4-1: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1				
IBF	OBF	IBOV	PSPMODE	_	Bit2	Bit1	Bit0				
bit 7							bit 0				
Parallel Slave Port Status/Control Bits											

#### tatus/Control Bits: rallel Slave

bit 7	<b>IBF:</b> Input Buffer Full Status bit			
bit i	1 = A word has been received a	nd is waiting to l	ne read by the CPU	
	0 = No word has been received a	nd is waiting to i	be read by the Or O	
bit 6	<b>OBF</b> : Output Buffer Full Status	bit		
	1 = The output buffer still holds a		ten word	
	0 = The output buffer has been			
bit 5	<b>IBOV</b> : Input Buffer Overflow De	tect bit (in Micro	processor mode)	
	1 = A write occurred when a pre software)	viously input wo	rd has not been read (	(must be cleared in
	0 = No overflow occurred			
bit 4	<b>PSPMODE:</b> Parallel Slave Port	Mode Select bit		
	1 = PORTD functions in Parallel	Slave Port mod	e	
	0 = PORTD functions in general	purpose I/O mo	de	
bit 3	Unimplemented: Read as '0'			
	PORTE Data Direction Bits:			
bit 2	Bit2: Direction Control bit for pin	RE2/CS/AN7		
	1 = Input			
	0 = Output			
bit 1	Bit1: Direction Control bit for pin	RE1/WR/AN6		
	1 = Input			
	0 = Output			
bit 0	Bit0: Direction Control bit for pin	RE0/RD/AN5		
	1 = Input			
	0 = Output			
	Legend:			
	R = Readable bit W =	Writable bit	U = Unimplemented	bit, read as '0'
	- n = Value at POR '1' =	Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 4.6 Parallel Slave Port

The Parallel Slave Port (PSP) is not implemented on the PIC16F873A or PIC16F876A.

PORTD operates as an 8-bit wide Parallel Slave Port or microprocessor port, when control bit PSPMODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by the external world through RD control input pin, RE0/RD and WR control input pin, RE1/WR.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PCFG3:PCFG0 (ADCON1<3:0>), must be set to configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches: one for data output, and one for data input. The user writes 8-bit data to the PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored, since the external device is controlling the direction of data flow.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$ lines are first detected low. When either the  $\overline{CS}$  or  $\overline{WR}$ lines become high (level triggered), the Input Buffer Full (IBF) status flag bit (TRISE<7>) is set on the Q4 clock cycle, following the next Q2 cycle, to signal the write is complete (Figure 4-11). The interrupt flag bit PSPIF (PIR1<7>) is also set on the same Q4 clock cycle. IBF can only be cleared by reading the PORTD input latch. The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if a second write to the PSP is attempted when the previous byte has not been read out of the buffer.


A read from the PSP occurs when both the CS and RD lines are first detected low. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 4-12), indicating that the PORTD latch is waiting to be read by the external bus. When either the CS or RD pin becomes high (level triggered), the interrupt flag bit PSPIF is set on the Q4 clock cycle, following the next Q2 cycle, indicating that the read is complete. OBF remains low until data is written to PORTD by the user firmware.

When not in PSP mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in firmware.


An interrupt is generated and latched into flag bit PSPIF when a read or write operation is completed. PSPIF must be cleared by the user in firmware and the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 4-10:

PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE




# PIC16F87XA



#### FIGURE 4-11: PARALLEL SLAVE PORT WRITE WAVEFORMS





#### TABLE 4-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	Port Data	Port Data Latch when written; Port pins when read								uuuu uuuu
09h	PORTE	—	—	_	—	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	Data Direct	ion Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM	ADCS2		_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port. **Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F873A/876A; always maintain these bits clear.

#### 5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023).


Timer mode is selected by clearing bit TOCS (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

#### 5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



#### 5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

#### 5.3 Prescaler

bit 7 bit 6 bit 5

bit 4

bit 3

bit 2-0

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the

#### **REGISTER 5-1: OPTION\_REG REGISTER**

Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0
RBPU							
			L.14				
	IR0 Clock So tion on T0Ck		DIT				
	al instruction		(CLKOUT)				
TOSE: TM	R0 Source E	dge Select	bit				
	nent on high-			•			
	nent on low-to	•	ition on TOC	CKI pin			
	scaler Assign aler is assign						
	aler is assign			le			
	Prescaler Ra						
Bit Value	TMR0 Rate	WDT Rate	Э				
000	1:2	1:1					
001	1:4 1:8	1:2					
010 011	1:16	1:4 1:8					
100	1:32	1:16					
101	1:64	1:32					
110 111	1 : 128 1 : 256	1 : 64 1 : 128					
		1					
Legend:							
R = Reada	able bit	W = V	/ritable bit	U = Unimp	plemented b	it, read as '	0'
- n = Value	e at POR	'1' = E	lit is set	'0' = Bit is	cleared	x = Bit is u	nknown
Note:				ESET, the ins			
				ily Reference			
				er assignmen		er0 to the	WDT. This
	sequence m	lust be tollo	wea even if	the WDT is di	sabled.		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
01h,101h	TMR0	Timer0	Module Re	egister						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## PIC16F87XA

NOTES:

## 6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a Timer
- As a Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023).

-			-	(		- /	TMR1CS					
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0				
		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N				
	bit 7					•		bit 0				
bit 7-6	Unimpleme	nted: Rea	d as '0'									
bit 5-4	-	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits										
	11 = 1:8 Pre		•			•						
	10 = 1:4 Pre											
	01 = 1:2 Pre											
	00 = 1:1 Pre	escale valu	le									
bit 3	T1OSCEN: Timer1 Oscillator Enable Control bit											
	1 = Oscillato											
	0 = Oscillato	or is shut-o	ff (the oscill	ator inverter	is turned off to	eliminate p	power drain	)				
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit											
	When TMR1CS = 1:											
	1 = Do not synchronize external clock input											
	<ul> <li>Synchronize external clock input</li> <li>When TMR1CS = 0:</li> </ul>											
			er1 uses th	e internal clo	ck when TMR	1CS = 0						
bit 1	-					100 - 0.						
		<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)										
	0 = Internal			1000/1101	r (on the hong	(cugc)						
bit 0	TMR10N: T	ïmer1 On l	bit									
	1 = Enables	Timer1										
	0 = Stops Ti	mer1										
	Legend:											
	R = Readab	le bit	VV = V	Vritable bit	U = Unimpl	emented b	it, read as '	D'				
	- n = Value a	at POR	'1' = E	Bit is set	'0' = Bit is c							
			. – L		0 - 51100							

#### REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

#### 6.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect, since the internal clock is always in sync.

#### 6.2 Timer1 Counter Operation

Timer1 may operate in either a Synchronous, or an Asynchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.


# FIGURE 6-1: TIMER1 INCREMENTING EDGE

#### 6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2 when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If  $\overline{\text{T1SYNC}}$  is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.



#### FIGURE 6-2: TIMER1 BLOCK DIAGRAM

#### 6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit  $\overline{T1SYNC}$  (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

#### 6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

#### 6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low power oscillator, rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

## TABLE 6-1:CAPACITOR SELECTION FOR<br/>THE TIMER1 OSCILLATOR

Osc Type	Freq.	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	15 pF						
	200 kHz	15 pF	15 pF						
These values are for design guidance only.									
Crystals Tested:									
32.768 kHz Epson C-001R32.768K-A ± 20 PPM									
100 kHz	Epson C-2	± 20 PPM							
200 kHz	STD XTL 2	± 20 PPM							
of c tim 2: Sin cha res	oscillator, but a e. ce each reso aracteristics, t onator/crystal	nce increases also increases nator/crystal h he user should manufacture external comp	as its own d consult the r for appro-						

#### 6.6 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

#### 6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset, or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

#### 6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

#### TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR BOF	ξ,		e on other ETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0	00x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	0000	0000	0000
0Eh	TMR1L	Holding R	egister f	or the Leas	t Significan	t Byte of the	16-bit TMF	R1 Registe	r	xxxx x	xxx	uuuu	uuuu
0Fh	TMR1H	Holding R	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxx	uuuu	uuuu
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 C	0000	uu	uuuu

 $\label{eq:legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.$ 

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

## 7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023).

#### FIGURE 7-1: TIMER2 BLOCK DIAGRAM



#### REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
bit 7	Unimplem	nented: Rea	d as '0'					
bit 6-3	TOUTPS3	:TOUTPS0:	Timer2 Out	put Postscal	e Select bits	;		
		1 Postscale						
		2 Postscale						
	•	3 Postscale						
	•							
	•							
	1111 <b>= 1</b> :	16 Postscale	;					
bit 2		Timer2 On I	bit					
	$1 = \text{Timer}_2$							
bit 1-0	0 = Timer2	2 IS OIT :T2CKPS0:		l. Dragada (	Dalaat hita			
bit 1-0	00 = Pres		Timerz Cioc	k Prescale 3	Select Dits			
	00 = Pres							
	1x = Pres							
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

#### 7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset, or BOR)

TMR2 is not cleared when T2CON is written.

#### 7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate shift clock.

#### TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	R,	all c	e on other ETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 Mo	odule's Reg	ister						0000	0000	0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Pe	eriod Regist	er						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

#### 8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

#### CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

#### CCP2 Module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023) and in application note AN594, "Using the CCP Modules" (DS00594).

#### TABLE 8-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

#### TABLE 8-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt)
PWM	Capture	None
PWM	Compare	None

## PIC16F87XA

REGISTER 8-1:	CCP1CON REGISTER/CCP2CON REGISTER (ADDRESS: 17n/1Dn)											
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0				
	bit 7							bit 0				
bit 7-6	Unimplem	ented: Rea	id as '0'									
bit 5-4	CCPxX:CCPxY: PWM Least Significant bits											
	<u>Capture m</u> Unused	<u>ode</u> :										
	<u>Compare mode:</u> Unused											
	<u>PWM mod</u> These bits		LSbs of the	e PWM duty	cycle. The eig	ght MSbs ar	e found in C	CCPRxL.				
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits											
	0000 = Capture/Compare/PWM disabled (resets CCPx module)											
	0100 = Capture mode, every falling edge											
	0101 = Capture mode, every rising edge											
	0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge											
		1000 = Compare mode, set output on match (CCPxIF bit is set)										
		1001 = Compare mode, clear output on match (CCPxIF bit is set)										
	CC	Px pin is ur	naffected)		errupt on mat	·						
	1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)											
	11xx = PWM mode											
	Legend:											
	R = Reada	ble bit	W = V	Vritable bit	U = Unim	plemented l	bit, read as	'0'				
							- · ·					

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

#### 8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


The type of event is configured by control bits CCP1M3:CCP1M0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

#### 8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

**Note:** If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

#### FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

#### 8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

#### 8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

	-		
CLRF	CCP1CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load the W reg with
		;	the new prescaler
		;	move value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with this
		;	value


#### 8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit, CCP1IF is set.

#### FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

#### 8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

#### 8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

**Note:** The special event trigger from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

#### 8.3 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data latch.
	aun.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.

#### FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





#### 8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

$$PWM period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$$
$$(TMR2 prescale value)$$

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 7.1) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

#### 8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle =(CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitch-free PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

Resolution = 
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 8.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

#### TABLE 8-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	5.5

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	—	_	—	—	—	_	_	CCP2IF	0	0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	—	_	—	_	—	_	_	CCP2IE	0	0
87h	TRISC	PORTC D	ata Direc	tion Registe	er					1111 1111	1111 1111
0Eh	TMR1L	Holding R	egister fo	r the Least	Significant I	Byte of the 1	6-bit TMR	1 Register		XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding R	egister for	r the Most S	Significant E	Byte of the 1	6-bit TMR1	Register		XXXX XXXX	uuuu uuuu
10h	T1CON	—		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/C	ompare/F	PWM Regist	ter1 (LSB)					XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/F	PWM Regist	ter1 (MSB)					XXXX XXXX	uuuu uuuu
17h	CCP1CON	—		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								XXXX XXXX	uuuu uuuu
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

#### TABLE 8-4: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on 28-pin devices; always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: )R, )R	all o	e on other SETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	—	—			—	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	—	—			—	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	ata Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000	0000	0000	0000
92h	PR2	Timer2 Module's Period Register         1111         1111         1111											
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)							uuuu				
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	Compare/PV	VM Registe	r2 (LSB)					xxxx	xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/PV	VM Registe	r2 (MSB)					xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

IADLE 0-3: REGISTERS ASSOCIATED WITH PWW AND TIWER	<b>TABLE 8-5</b> :	<b>REGISTERS ASSOCIATED WITH PWM AND TIMER2</b>
--	--------------------	---

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2. Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

## PIC16F87XA

NOTES:

#### 9.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 9.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master Mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

#### 9.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON and SSPCON2). The uses of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

#### 9.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVDIN


Additionally a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) - RA5/SS/AN4

Figure 9-1 shows the block diagram of the MSSP module when operating in SPI mode.

#### FIGURE 9-1:

#### MSSP BLOCK DIAGRAM (SPI MODE)



Note:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSPCON<3:0> = 0100),
	the state of the $\overline{SS}$ pin can affect the state
	read back from the TRISC<5> bit. The
	Peripheral OE signal from the SSP module
	into PORTC, controls the state that is read
	back from the TRISC<5> bit (see
	Section 4.3 for information on PORTC). If
	Read-Modify-Write instructions, such as
	BSF, are performed on the TRISC register
	while the $\overline{SS}$ pin is high, this will cause the
	TRISC<5> bit to be set, thus disabling the
	SDO output.

#### 9.3.1 REGISTERS

bit

bit

bit

bit

bit

bit

bit

bit

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON register is readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### REGISTER 9-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE) (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit (
SMP: Sam	ple bit						
SPI Master	mode:						
1 = Input d	ata sampleo	d at end of da	ta output tir	ne			
0 = Input d	ata sampleo	d at middle of	data output	t time			
SPI Slave	<u>mode:</u>						
SMP must	be cleared	when SPI is u	ised in Slav	e mode			
CKE: SPI	Clock Edge	Select bit					
When CKP	= 0:						
		n rising edge					
0 = Data tra When CKP		n falling edge	of SCK				
1 = Data tra	ansmitted o	n falling edge	of SCK				
0 = Data tra	ansmitted o	n rising edge	of SCK				
	Address bit						
Used in I <sup>2</sup> C	c mode only	,					
P: STOP b							
Used in I <sup>2</sup> C	mode only.	This bit is cle	ared when t	the MSSP m	odule is disa	bled, SSPEN	l is cleared
S: START							
Used in I <sup>2</sup> C	c mode only	,					
R/W: Read	/Write bit in	formation					
Used in I <sup>2</sup> C	c mode only	,					
UA: Update	e Address b	oit					
Used in I <sup>2</sup> C	c mode only	,					
	Full Status I	bit (Receive n	node only)				
BF: Buffer	e complete,	SSPBUF is f	ull				
<b>BF:</b> Buffer 1 = Receiv		SSPBUF is f ete, SSPBUF					
<b>BF:</b> Buffer 1 = Receiv 0 = Receiv							
<b>BF:</b> Buffer 1 = Receiv	e not compl		is empty	U = Unimpl	emented bit	, read as '0'	

## REGISTER 9-2: SSPCON: MSSP CONTROL REGISTER1 (SPI MODE) (ADDRESS 14h)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
	bit 7							bit 0		
bit 7	<ul> <li>WCOL: Write Collision Detect bit (Transmit mode only)</li> <li>1 = The SSPBUF register is written while it is still transmitting the previous word. (Must be cleared in software.)</li> <li>0 = No collision</li> </ul>									
bit 6		eceive Overf	low Indicato	r bit						
	SPI Slave	mode:								
	<ul> <li>1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. (Must be cleared in software.)</li> <li>0 = No overflow</li> </ul>									
	Note:				not set, since PBUF registe		eception (an	d transmis-		
bit 5	<b>SSPEN:</b> S	ynchronous S	Serial Port E	nable bit	5					
		es serial port es serial port					l port pins			
	Note:	When enabl	ed, these pi	ns must be j	properly conf	igured as in	put or outpu	t.		
bit 4	CKP: Cloc	k Polarity Se	lect bit							
		tate for clock tate for clock	0							
bit 3-0	SSPM3:SS	SPM0: Synch	ironous Seri	al Port Mod	e Select bits					
	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled. 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4									
	<b>Note:</b> Bit combinations not specifically listed here are either reserved, or implemented in I <sup>2</sup> C mode only.									
	Legend:									
	R = Reada	ble bit	W = Writab	le bit	U = Unimpl	emented bit	, read as '0'			

'0' = Bit is cleared

- n = Value at POR

'1' = Bit is set

x = Bit is unknown

## 9.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 9-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

## EXAMPLE 9-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BRA	SSPSTAT, BF LOOP SSPBUF, W	;Has data been received(transmit complete)? ;No ;WREG req = contents of SSPBUF
		RXDATA	;Save in user RAM, if data is meaningful
		TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

#### 9.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 9.3.4 TYPICAL CONNECTION

Figure 9-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 9-2: SPI MASTER/SLAVE CONNECTION

### 9.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 9-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 9-3, Figure 9-5, and Figure 9-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 9-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





## 9.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

#### 9.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.


Note 1	I: When the SPI is in Slave Mode with $\overline{SS}$
	pin control enabled (SSPCON<3:0> =
	0100), the SPI module will reset if the $\overline{SS}$
	pin is set to VDD.


2: If the SPI is used in Slave Mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

#### FIGURE 9-4: SLAVE SYNCHRONIZATION WAVEFORM









### 9.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from SLEEP.

### 9.3.9 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

#### 9.3.10 BUS MODE COMPATIBILITY

Table 9-1 shows the compatibility between the standard SPI modes and the states the CKP and CKE control bits.

#### TABLE 9-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Da	ta Directior	n Register						1111 1111	1111 1111
SSPBUF	Synchronou	us Serial Po	ort Receive	Buffer/Trar	nsmit Regist	ter			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	—	PORTA Data Direction Register							11 1111	11 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

#### TABLE 9-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on 28-pin devices. Always maintain these bits clear.

## 9.4 I<sup>2</sup>C Mode


The MSSP module in  $I^2C$  mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

#### FIGURE 9-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



### 9.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in  $I^2C$  mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/ write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in  $I^2C$  Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

## REGISTER 9-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE) (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-	0	R-0		R-0	R-0	R-	0
SMP	CKE	D/A	P	•	S		R/W	UA	B	F
bit 7	L			<b>i</b>						bit
	w Rate Cont									
	or Slave mo									
	rate control d rate control e			-	-		z and 1	MHz)		
	Bus Select b		nigh spee	a moue	(400 K	112)				
	or Slave mo									
	le SMBus sp		S							
	ole SMBus sp		ts							
D/A: Data	a/Address bit									
In Master										
Reserved										
In Slave		loot byto ro	acived or	tronomi	Hadwa	o doto				
	ates that the ates that the						ess			
P: STOP		,								
1 = Indica	ates that a S	TOP bit ha	s been de	tected la	ast					
0 = STO	P bit was not	detected la	ast							
Note:	This bit is o	cleared on	RESET ar	nd when	SSPE	N is cle	ared.			
S: STAR	Г bit									
	ates that a S <sup>-</sup> RT bit was no			etected	last					
Note:	This bit is o	cleared on	RESET ar	nd when	SSPE	N is cle	ared.			
R/W: Rea	ad/Write bit ir	formation	(I <sup>2</sup> C mode	e only)						
In Slave	<u>mode:</u>									
1 = Read										
<pre>0 = Write Note:</pre>		da tha D/M	/ hit inform	nation fo	llowing	the les	toddro	oo motob -	Thia hit ia	
Note.	This bit hol valid from									UI
In Master										
	smit is in prog smit is not in									
Note:	ORing this		EN. RSEN	I. PEN.	RCEN.	or ACI	KEN wil	l indicate i	f the MSS	SP
	in IDLE mo		,		,					
UA: Upda	ate Address (	(10-bit Slav	/e mode c	only)						
	ates that the			e the ad	dress ir	n the S	SPADD	register		
	ess does not		e updated							
	er Full Status	bit								
In Transr			io full							
	ive complete ive not comp			ntv						
In Receiv	-		0.01	F 'J						
1 = Data	Transmit in p									
0 = Data	Transmit con	nplete (doe	es not incl	ude the	ACK ar	nd STC	)P bits),	SSPBUF	is empty	
Legend:										
R = Read	lable bit	W = Wri	table bit	U	= Unim	npleme	nted bit	, read as '	0'	
	ie at POR	'1' = Bit	ic cot	<u>،</u>	Dit i	s clear	ьd	x = Bit is		

### **REGISTER 9-4:** SSPCON: MSSP CONTROL REGISTER1 (I<sup>2</sup>C MODE) (ADDRESS 14h)

R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCO	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started. (Must be cleared in software.)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word. (Must be cleared in software.)
- $0 = No \ collision$

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 =A byte is received while the SSPBUF register is still holding the previous byte. (Must be cleared in software.)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 SSPEN: Synchronous Serial Port Enable bit

1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

bit 4 CKP: SCK Release Control bit

In Slave mode:

- 1 = Release clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)
- In Master mode:

Unused in this mode

- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
  - $1111 = I^2C$  Slave mode, 10-bit address with START and STOP bit interrupts enabled
  - $1110 = I^2C$  Slave mode, 7-bit address with START and STOP bit interrupts enabled
  - $1011 = I^2C$  Firmware Controlled Master mode (Slave IDLE)
  - $1000 = I^2C$  Master mode, clock = Fosc / (4 \* (SSPADD+1))
  - $0111 = I^2C$  Slave mode, 10-bit address
  - $0110 = I^2C$  Slave mode, 7-bit address
  - **Note:** Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-5:	EGISTER 9-5: SSPCON2: MSSP CONTROL REGISTER2 (I <sup>2</sup> C MODE) (ADDRESS 91h)								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	
	bit 7							bit 0	
bit 7	GCEN: Ge	eneral Call En	able bit (Sla	ive mode only	/)				
		e interrupt whe		l call address	(0000h) is	received in	the SSPSI	२	
bit 6	ACKSTAT	: Acknowledg	e Status bit	(Master Trans	smit mode o	only)			
		wledge was n wledge was r							
bit 5	ACKDT: A	kknowledge I	Data bit (Ma	ster Receive	mode only)				
	1 = Not Ac 0 = Ackno	cknowledge wledge							
	Note:	Value that w the end of a		itted when the	e user initia	tes an Ack	nowledge s	equence at	
bit 4	ACKEN: A	Acknowledge	Sequence E	nable bit (Ma	ster Receiv	e mode on	ly)		
	Autom	Acknowledge atically cleare wledge seque	ed by hardwa		SCL pins, a	ind transmi	t ACKDT da	ata bit.	
bit 3	RCEN: Re	eceive Enable	bit (Master	mode only)					
	1 = Enable 0 = Receiv	es Receive m ve IDLE	ode for I <sup>2</sup> C						
bit 2	PEN: STC	P Condition E	Enable bit (N	laster mode o	only)				
		STOP condit condition IDL		and SCL pin	s. Automati	cally cleare	ed by hardw	are.	
bit 1	RSEN: Re	peated STAR	T Condition	Enabled bit (	Master mod	de only)			
	Autom	e Repeated S atically cleare ated START c	ed by hardwa	are.	nd SCL pin	S.			
bit 0	SEN: START Condition Enabled/Stretch Enabled bit								
	In Master mode:								
	$0 = STAR^{-1}$	START cond		A and SCL pi	ns. Automa	tically clea	ed by hard	ware.	
	In Slave m		un a la la al fa a la	ath Clave Tr			ive (etretek	· · · · · · · · · · · · · · · · · · ·	
	<ul> <li>1 = Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled)</li> <li>0 = Clock stretching is enabled for Slave Transmit only (PIC16F87X compatibility)</li> </ul>								
	<b>Note:</b> For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I <sup>2</sup> C module is not in the mode, this bit may not be set (no spooling) and the SSPBUF may not be writte writes to the SSPBUF are disabled).								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 9.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Firmware controlled master operation, slave is IDLE

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To guarantee proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 9.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I<sup>2</sup>C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on START and STOP bits

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this  $\overline{ACK}$  pulse:

- The buffer full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, is shown in timing parameter #100 and parameter #101.

#### 9.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The buffer full bit BF is set.
- 3. An ACK pulse is generated.
- 4. MSSP interrupt flag bit SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

### 9.4.3.2 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the No Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON<0>=1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See Section 9.4.4 ("Clock Stretching") for more detail.

## 9.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see "Clock Stretching", Section 9.4.4, for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.






I<sup>2</sup>C SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS)







### 9.4.4 CLOCK STRETCHING

Both 7 and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

#### 9.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 9-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

#### 9.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address, and following the receive of the second byte of the 10-bit address, with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

### 9.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 9-9).

Note 1: If the user loads the contents of SSPBUF,
setting the BF bit before the falling edge of
the ninth clock, the CKP bit will not be
cleared and clock stretching will not occur.
2: The CKP bit can be set in software regardless of the state of the BF bit.

#### 9.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode, and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 9-11).


# 9.4.4.5 Clock Synchronization and the CKP Bit


When the CKP bit is cleared, the SCL output is forced to '0'; however, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will

remain low until the CKP bit is set, and all other devices on the  $I^2$ C bus have de-asserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 9-12).

## FIGURE 9-12: CLOCK SYNCHRONIZATION TIMING







#### 9.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 9-15).





#### 9.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set or the bus is IDLE, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on START and STOP bit conditions.

Once Master mode is enabled, the user has six options.


- 1. Assert a START condition on SDA and SCL.
- 2. Assert a Repeated START condition on SDA and SCL.
- 3. Write to the SSPBUF register, initiating transmission of data/address.
- 4. Configure the  $I^2C$  port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a STOP Condition on SDA and SCL.

Note: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START

## FIGURE 9-16: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



#### 9.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since the repeated START condition is also the beginning of the next serial transfer, the  $I^2C$  bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz  $I^2C$  operation. See Section 9.4.7 ("Baud Rate Generator") for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a START Condition by setting the START enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required START time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a STOP condition by setting the STOP enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the STOP condition is complete.


## 9.4.7 BAUD RATE GENERATOR

In I<sup>2</sup>C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 9-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete, (i.e. transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

## FIGURE 9-17: BAUD RATE GENERATOR BLOCK DIAGRAM



#### TABLE 9-3: I<sup>2</sup>C CLOCK RATE W/BRG

Fcy	Fcy*2	BRG VALUE	FscL (2 rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>


**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

#### 9.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is

sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 15-18).





## 9.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.


**Note:** If, at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

## FIGURE 9-19: FIRST START BIT TIMING



If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



## 9.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated START condition occurs if:
    - SDA is sampled low when SCL goes from low to high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode), or eight bits of data (7-bit mode).

#### 9.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

## FIGURE 9-20: REPEAT START CONDITION WAVEFORM



### 9.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see Data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurred or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 9-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 9.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 9.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress, (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

#### 9.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does Not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 9.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The MSSP Module must be in an IDLE
	state before the RCEN bit is set, or the
	RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

#### 9.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 9.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 9.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





#### 9.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit is presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 9-23).

#### 9.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


## 9.4.13 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit, by setting the STOP sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 9-24).


#### 9.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

#### FIGURE 9-23: ACKNOWLEDGE SEQUENCE WAVEFORM



#### FIGURE 9-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



**Advance Information** 

#### 9.4.14 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

#### 9.4.15 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 9.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is IDLE, with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration, to see if the signal level is at the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition

#### 9.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the  $I^2C$  port to its IDLE state (Figure 9-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.

#### FIGURE 9-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 9.4.17.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 9-26).
- b) SCL is sampled low before SDA is asserted low (Figure 9-27).

During a START condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the START condition is aborted,
- · the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 9-26).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 9-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.




#### FIGURE 9-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









## 9.4.17.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 9-29). If SDA is sampled high, the BRG is reloaded and

begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition (Figure 9-30).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





#### FIGURE 9-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 9.4.17.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 9-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 9-32).

#### FIGURE 9-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 9-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



NOTES:

### 10.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

#### REGISTER 10-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

	R/W-0 R/W-0		R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0						
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D						
	bit 7							bit 0						
bit 7	CSRC: Cloc		elect bit											
	Asynchrono Don't care	us mode:												
	Synchronou	s mode:												
	1 = Master mode (clock generated internally from BRG)													
		<ul> <li>0 = Slave mode (clock from external source)</li> <li>TX9: 9-bit Transmit Enable bit</li> </ul>												
bit 6		1 = Selects 9-bit transmission												
	0 = Selects $3$													
bit 5	TXEN: Tran	smit Enable	bit											
	1 = Transmi													
	0 = Transmit disabled													
	Note: SREN/CREN overrides TXEN in SYNC mode.													
bit 4	SYNC: USA	ART Mode S	elect bit											
	1 = Synchro													
1.10	0 = Asynchr													
bit 3 bit 2														
DILZ	BRGH: High Asynchrono		Select Dit											
	1 = High spe													
	0 = Low spe													
	<u>Synchronou</u> Unused in th													
bit 1	TRMT: Trans		orister Statu	s hit										
Sit 1	1 = TSR em		giotor otata	0.010										
	0 = TSR full													
bit 0	<b>TX9D:</b> 9th b	it of Transm	it Data, can	be Parity bit	i i									
	Logondi													
	-	le hit	$\Lambda = \Lambda r$	itable bit	II – Unimpl	amonted bi	it read as "	יר						
					•									
bit 0	<ul> <li>o = TSR full</li> <li>TX9D: 9th bit of Transmit Data, can be Parity bit</li> <li>Legend:</li> <li>R = Readable bit</li> <li>- n = Value at POR</li> <li>'1' = Bit is set</li> <li>'0' = Bit is cleared</li> <li>x = Bit is unknown</li> </ul>													

-	_		_			``	- ,				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
	bit 7							bit (			
bit 7	1 = Serial p	ial Port Ena port enabled	(configures	RC7/RX/D	Γand RC6/T	X/CK pins a	as serial port	pins)			
bit 6	1 = Selects	Receive Ena 9-bit recep 8-bit recep	tion								
bit 5	<u>Asynchron</u> Don't care										
	1 = Enable 0 = Disable	<u>us mode - N</u> s single rec es single rec cleared after	eive	s complete.							
	<u>Synchrono</u> Don't care	us mode - S	ilave:								
bit 4	CREN: Continuous Receive Enable bit <u>Asynchronous mode:</u> 1 = Enables continuous receive 0 = Disables continuous receive										
				til enable bi	CREN is cle	ared (CRE	N overrides	SREN)			
bit 3	ADDEN: A	ddress Dete	ect Enable b	it							
	1 = Enable RSR<8	s address d > is set		ables interru	pt and load o						
bit 2	FERR: Fra	ming Error k g error (can	bit		RCREG regi						
bit 1			bit be cleared	by clearing l	bit CREN)						
bit 0	<b>RX9D:</b> 9th	bit of Rece	ived Data (c	an be parity	bit, but must	be calcula	ted by user f	irmware)			
	Legend:										
	R = Reada	ble bit	VV = VV	/ritable bit	U = Unim	plemented	bit, read as '	0'			

### REGISTER 10-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 10.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined. It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

#### TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = FOSC/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

#### TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D								x000 000x
99h	SPBRG	Baud Rat	e Genera	ator Regis		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 10-3:	<b>BAUD RATES FOR ASYNCHRONOUS MODE (</b>	BRGH = 0	,
	BROD INTED I ON ROTHONICOTO DE L		£

BAUD	F	osc = 20 N	IHz	F	osc = 16 N	IHz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129	
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64	
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15	
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7	
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4	
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4	
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2	
HIGH	1.221	-	255	0.977	-	255	0.610	-	255	
LOW	312.500	-	0	250.000	-	0	156.250	-	0	

DAUD		Fosc = 4 M	Hz	Fo	sc = 3.6864	MHz
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.3	0	191
1.2	1.202	0.17	51	1.2	0	47
2.4	2.404	0.17	25	2.4	0	23
9.6	8.929	6.99	6	9.6	0	5
19.2	20.833	8.51	2	19.2	0	2
28.8	31.250	8.51	1	28.8	0	1
33.6	-	-	-	-	-	-
57.6	62.500	8.51	0	57.6	0	0
HIGH	0.244	-	255	0.225	-	255
LOW	62.500	-	0	57.6	-	0

# TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	F	osc = 20 M	Hz	F	osc = 16 M	Hz	Fosc = 10 MHz			
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	value		SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	-	-	-	-	-	-	-	-	-	
2.4	-	-	-	-	-	-	2.441	1.71	255	
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64	
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31	
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21	
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18	
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10	
HIGH	4.883	-	255	3.906	-	255	2.441	-	255	
LOW	1250.000	-	0	1000.000		0	625.000	-	0	

BAUD	F	osc = 4 MH	łz	Fos	c = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	-	-	-	-	-	-
1.2	1.202	0.17	207	1.2	0	191
2.4	2.404	0.17	103	2.4	0	95
9.6	9.615	0.16	25	9.6	0	23
19.2	19.231	0.16	12	19.2	0	11
28.8	27.798	3.55	8	28.8	0	7
33.6	35.714	6.29	6	32.9	2.04	6
57.6	62.500	8.51	3	57.6	0	3
HIGH	0.977	-	255	0.9	-	255
LOW	250.000	-	0	230.4	-	0

### 10.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 10.2.1 USART ASYNCHRONOUS TRANSMITTER


The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be

enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
  - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 10-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 10-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.




#### FIGURE 10-1: USART TRANSMIT BLOCK DIAGRAM

When setting up an Asynchronous Transmission, follow these steps:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

#### FIGURE 10-2: ASYNCHRONOUS MASTER TRANSMISSION



#### FIGURE 10-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



#### TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	insmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission. **Note 1:** Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.


#### 10.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received. It is therefore, essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.

#### FIGURE 10-4: USART RECEIVE BLOCK DIAGRAM







When setting up an Asynchronous Reception, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	x000 0000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Reg	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rat	e Generato	r Register		0000 0000	0000 0000				

#### TABLE 10-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION


Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception. Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.


# 10.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


When setting up an Asynchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.







# TABLE 10-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		POR,		Valu all o RES	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u		
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000		
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	2000 x	0000	000x		
1Ah	RCREG	USART Re	ceive Re	gister						0000	0000	0000	0000		
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000		
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000	-010	0000	-010		
99h	SPBRG	Baud Rate	Baud Rate Generator Register										0000		

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

### 10.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

#### 10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 10-9). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 10-10). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hiimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from hiimpedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register							0000 0000	0000 0000


Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.





#### FIGURE 10-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



#### 10.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The ninth

receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old RX9D information.

When setting up a Synchronous Master Reception:


- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register							0000 0000	0000 0000

#### TABLE 10-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.



### 10.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

#### 10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the  ${\tt SLEEP}$  instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 10-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on: BOR	all c	ie on other SETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
19h	TXREG	USART Tr	ansmit R	egister						0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	Baud Rate Generator Register							0000	0000	0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

# 10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register							0000 0000	0000 0000

#### TABLE 10-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices, always maintain these bits clear.

NOTES:

# 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the 40/44-pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input, that is software selectable to some combination of VDD, Vss, RA2, or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023).

#### REGISTER 11-1: ADCON0 REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

#### bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 001 = Channel 1 (AN1)
- 010 = Channel 2 (AN2)
- 011 = Channel 3 (AN3)
- 100 = Channel 4 (AN4)
- 101 = Channel 5 (AN5)
- 110 = Channel 6 (AN6)
- 111 = Channel 7 (AN7)
- **Note:** The PIC16F873A/876A devices only implement A/D channels 0 through 4; the unimplemented selections are reserved. Do not select any unimplemented channels with these devices.

bit 2	GO/DONE: A/D Conversion Status bit	
	M/han ADON = 1	

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'

#### bit 0 ADON: A/D On bit

- 1 = A/D converter module is powered up
- 0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ſ	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
-	bit 7							bit 0

bit 7 ADFM: A/D Result Format Select.bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6

ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	А	А	Α	Α	А	A	Α	Α	Vdd	Vss	8/0
0001	А	А	А	А	Vref+	А	Α	А	AN3	Vss	7 / 1
0010	D	D	D	А	А	Α	Α	А	Vdd	Vss	5/0
0011	D	D	D	А	Vref+	А	Α	А	AN3	Vss	4/1
0100	D	D	D	D	А	D	Α	А	Vdd	Vss	3/0
0101	D	D	D	D	Vref+	D	Α	А	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—	—	0/0
1000	А	А	А	А	Vref+	VREF-	Α	А	AN3	AN2	6/2
1001	D	D	А	А	А	Α	Α	А	Vdd	Vss	6/0
1010	D	D	А	А	Vref+	А	Α	А	AN3	Vss	5/1
1011	D	D	А	А	Vref+	VREF-	Α	А	AN3	AN2	4/2
1100	D	D	D	А	Vref+	VREF-	Α	А	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C / R = # of analog input channels / # of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** On any device RESET, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.

The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 11-1.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see Section 11.1. After this acquisition time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D Conversion:

- 1. Configure the A/D module:
  - Configure analog pins/voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- FIGURE 11-1: A/D BLOCK DIAGRAM

- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set PEIE bit
  - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (with interrupts enabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D result register pair (ADRESH:ADRESL), clear bit ADIF, if required.
- 7. For the next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD.



#### 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the impedance is decreased, the acquisition time may be decreased.

#### EQUATION 11-1: ACQUISITION TIME

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Tc	= TAMP + TC + TCOFF = $2\mu s$ + TC + [(Temperature -25°C)(0.05 $\mu s$ /°C)] = CHOLD (RIC + RSS + RS) In(1/2047) = -120pF (1k $\Omega$ + 7k $\Omega$ + 10k $\Omega$ ) In(0.0004885)
TACQ	= $16.47\mu s$ = $2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = $19.72\mu s$

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
  - **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.

#### FIGURE 11-2: ANALOG INPUT MODEL



#### 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu$ s.

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

## 11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs, must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the device specifications.

AD Clo	ck Source (TAD)	Maximum Device Frequency
Operation	ADCS2:ADCS1:ADCS0	Max.
2Tosc	000	1.25 MHz
4Tosc	100	2.5 MHz
8Tosc	001	5 MHz
16Tosc	101	10 MHz
32Tosc	010	20 MHz
64Tosc	110	20 MHz
RC <sup>(1, 2, 3)</sup>	x11	(Note 1)

#### TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

Note 1: The RC source has a typical TAD time of 4 µs, but can vary between 2-6 µs.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

3: For extended voltage devices (LC), please refer to the Electrical Characteristics (Sections 17.1 and 17.2).

#### 11.4 A/D Conversions


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion

FIGURE 11-3: A/D CONVERSION TAD CYCLES

is aborted, the next acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 11-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.




#### 11.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D

Format Select bit (ADFM) controls this justification. Figure 11-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

#### FIGURE 11-4: A/D RESULT JUSTIFICATION



### 11.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:	For the A/D module to operate in SLEEP,
	the A/D clock source must be set to RC
	(ADCS1:ADCS0 = 11). To allow the con-
	version to occur during SLEEP, ensure the
	SLEEP instruction immediately follows the
	instruction that sets the GO/DONE bit.

### 11.6 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off, and any conversion is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	V <u>alue o</u> n MCLR, WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1Eh	ADRESH	A/D Resul	t Register	High Byte			xxxx xxxx	uuuu uuuu			
9Eh	ADRESL	A/D Resul	t Register	Low Byte						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
85h	TRISA		_	PORTA D	ata Direction	Register				11 1111	11 1111
05h	PORTA		_	PORTA D	ata Latch wh	0x 0000	0u 0000				
89h <sup>(1)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	0000 -111	0000 -111				
09h <sup>(1)</sup>	PORTE	—	—	_	_	_	RE2	RE1	RE0	xxx	uuu

 TABLE 11-2:
 REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.

NOTES:

### 12.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with I/O port pins RA0 through RA3, while the outputs are multiplexed to pins RA4 and RA5. The on-chip Voltage Reference (Section 13.0) can also be an input to the comparators.

#### REGISTER 12-1: CMCON REGISTER


The CMCON register (Register 12-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 12-1.

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7			•		•		bit 0
bit 7	C2OUT: Co	mparator 2	Output bit					
	When C2IN							
		+ > C2 VIN- + < C2 VIN-						
	0 = C2 VIN- When C2IN							
		+ < C2 VIN-						
		+ > C2 VIN-						
bit 6	C1OUT: Co	mparator 1	Output bit					
	When C1IN	V = 0:						
		+ > C1 VIN-						
		+ < C1 VIN-						
	When C1IN 1 = C1 VIN	<u>IV = 1:</u> + < C1 VIN–						
		+ < C1 VIN = + > C1 VIN =						
bit 5	C2INV: Cor	mparator 2 (	Dutput Inver	sion bit				
	1 = C2 outp	•	•					
	0 = C2 outp	out not inver	ted					
bit 4	C1INV: Cor	mparator 1 C	Dutput Inver	sion bit				
		put inverted						
		put not inve						
bit 3	•	arator Input						
		<u>:CM0 = 110</u>	-					
	-	<ul> <li>connects t</li> <li>connects t</li> </ul>						
	-	- connects t						
	C2 VIN-	- connects t	o RA1/AN1					
bit 2	CM2:CM0:	Comparato	r Mode bits					
	Figure 12-1	shows the	Comparator	modes and	CM2:CM0	bit settings		
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

#### 12.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 12-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in the Electrical Specifications (Section 17.0).

**Note:** Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.




### 12.2 Comparator Operation

A single comparator is shown in Figure 12-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN–, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN–, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 12-2 represent the uncertainty due to input offsets and response time.

#### 12.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN– is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 12-2).

FIGURE 12-2: SINGLE COMPARATOR



#### 12.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD, and can be applied to either pin of the comparator(s).

#### 12.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13.0 contains a detailed description of the Comparator Voltage Reference Module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 12-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

#### 12.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 17.0).

#### 12.5 Comparator Outputs


The comparator outputs are read through the CMCON Register. These bits are read only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 12-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.
  - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.
  - **3:** RA4 is an open collector I/O pin. When used as an output, a pull-up resistor is required.





#### 12.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the comparator interrupt flag. The CMIF bit must be RESET by clearing it ('0'). Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

**Note:** If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

#### 12.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from SLEEP mode, when enabled. While the comparator is powered up, higher SLEEP currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.


#### 12.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state, causing the comparator module to be in the comparator off mode, CM<2:0> = 111. This ensures compatibility to the PIC16F87X devices.

### 12.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 12-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 12-4: ANALOG INPUT MODEL



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTIE	RBIE	TMR0IF	INTIF	RBIF	0000 000x	0000 000u
0Dh	PIR2	_	CMIF	—	—	BCLIF	LVDIF	TMR3IF	CCP2IF	-0 0000	-0 0000
8Dh	PIE2	_	CMIE	—	—	BCLIE	LVDIE	TMR3IE	CCP2IE	-0 0000	-0 0000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA D	ata Direc	11 1111	11 1111				

#### TABLE 12-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0". Shaded cells are unused by the comparator module.

### 13.0 COMPARATOR VOLTAGE REFERENCE MODULE

The Comparator Voltage Reference Generator is a 16-tap resistor ladder network that provides a fixed voltage reference when the comparators are in mode 110. A programmable register controls the function of the reference generator. Register 13-1 lists the bit functions of the CVRCON register.

As shown in Figure 13-1, the resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The comparator reference

bit

bit

bit


bit bit supply voltage (also referred to as CVRSRC) comes directly from VDD. It should be noted, however, that the voltage at the top of the ladder is CVRSRC - VSAT, where VSAT is the saturation voltage of the power switch transistor. This reference will only be as accurate as the values of CVRSRC and VSAT.

The output of the reference generator may be connected to the RA2/AN2/VREF-/CVREF pin. This can be used as a simple D/A function by the user, if a very high impedance load is used. The primary purpose of this function is to provide a test path for testing the reference generator function.

#### REGISTER 13-1: CVRCON CONTROL REGISTER (ADDRESS 9Dh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0				
ļ	bit 7							bit 0				
(	CVREN: C	omparator V	oltage Refe	rence Enabl	e bit							
		F circuit pow F circuit pow										
(	CVROE: C	omparator V	REF Output	Enable bit								
	<ul> <li>1 = CVREF voltage level is output on RA2/AN2/VREF-/CVREF pin</li> <li>0 = CVREF voltage level is disconnected from RA2/AN2/VREF-/CVREF pin</li> </ul>											
(	CVRR: Cor	mparator VR	EF Range S	election bit								
	1 = 0 to 0.75 CVRsRc, with CVRsRc/24 step size 0 = 0.25 CVRsRc to 0.75 CVRsRc, with CVRsRc/32 step size											
I	Unimplem	ented: Read	1 as '0'									
	<b>CVR3:CVR0:</b> Comparator VREF Value Selection bits $0 \le VR3:VR0 \le 15$ <u>When CVRR = 1:</u> CVREF = (VR<3:0>/ 24) • (CVRSRC) <u>When CVRR = 0:</u> CVREF = 1/4 • (CVRSRC) + (VR3:VR0/ 32) • (CVRSRC)											
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'				
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is ur	nknown				





#### TABLE 13-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other RESETS
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0". Shaded cells are not used with the comparator voltage reference.

# 14.0 SPECIAL FEATURES OF THE CPU

All PIC16F87XA devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming
- Low Voltage In-Circuit Serial Programming
- In-Circuit Debugger

PIC16F87XA devices have a Watchdog Timer, which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

Additional information on special features is available in the PICmicro<sup>™</sup> Mid-Range Reference Manual, (DS33023).

#### 14.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. The erased, or unprogrammed value of the configuration word is 3FFFh. These bits are mapped in program memory location 2007h.

It is important to note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

# **REGISTER 14-1:** CONFIGURATION WORD (ADDRESS 2007h)<sup>(1)</sup>

						•							
R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
CP	_	DEBUG	WRT1	WRT0	CPD	LVP	BOREN	—	—	PWRTEN	WDTEN	F0SC1	F0SC0
bit13													bit0
						_							
bit 13		<b>CP:</b> FLAS	-		y Code I	Protection	n bit						
		1 = Code 0 = All pro	•		e protec	ted							
bit 12		Unimplen	-	•	•								
bit 11		DEBUG:	In-Circuit	Debugge	r Mode b	it							
				00	-		37 are gene 37 are dedic			•			
bit 10-9		WRT1:W	RTO FLAS	SH Progra	ım Memo	ory Write	Enable bits	;					
		For PIC16											
			•		-		may be wri o 1FFFh m:		•	JN control by EECON (	control		
				•						by EECON of			
					rotected	; 1000h t	o 1FFFh m	ay be w	ritten to	by EECON of	control		
		For PIC16							FFO				
			•		0		may be wri o 0FFFh ma			by EECON (	control		
				•						by EECON of			
								ay be w	ritten to	by EECON of	control		
bit 8		<b>CPD:</b> Data 1 = Data 1			•		n bit						
		1 = Data I 0 = Data I		•									
bit 7				•		ogrammi	ng Enable I	oit					
			•				age prograr	0					
			•				sed for pro	grammir	ng				
bit 6		<b>BOREN</b> : 1 1 = BOR (		t Reset E	nable bit								
		0 = BOR (											
bit 5-4		Unimplen	nented: F	Read as '1	,								
bit 3		PWRTEN	: Power-u	ıp Timer E	nable bi	t							
		1 = PWR											
1.10		0 = PWR											
bit 2		<b>WDTEN</b> : 1 1 = WDT	-	I Imer Er	nable bit								
		0 = WDT											
bit 1-0		FOSC1:F	OSCO: Os	scillator S	election	bits							
		11 = RC c											
		10 = HS c 01 = XT c											
		01 = X I 0 $00 = LP 0$											

**Note 1:** The erased (unprogrammed) value of the configuration word is 3FFFh.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed		u = Unchanged from programmed state

#### 14.2 **Oscillator Configurations**

#### 14.2.1 **OSCILLATOR TYPES**


The PIC16F87XA can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- High Speed Crystal/Resonator HS
- RC Resistor/Capacitor


#### 14.2.2 **CRYSTAL OSCILLATOR/CERAMIC** RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-1). The PIC16F87XA oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/ CLKIN pin (Figure 14-2).

#### FIGURE 14-1: **CRYSTAL/CERAMIC RESONATOR OPERATION** (HS, XT OR LP **OSC CONFIGURATION)**







#### TABLE 14-1: **CERAMIC RESONATORS**

TABLE 14-1: CERAMIC RESONATORS								
Ranges Tested:								
Mode Freq. OSC1 OSC2								
XT	455 kHz	68 - 100 pF 🤇	68 - 100 pF					
	2.0 MHz	15 - 68 pF	∬15 - 68 pF					
	4.0 MHz	15 - 68 pt	15 - 68 pF					
HS	8.0 MHz	10 - 68 pF	10 - 68 pF					
	16.0 MHz	10-22 pF	10 - 22 pF					
These values are for design guidance only. See notes following Table 14-2.								
	Reson	tors Used:						

	<u>^ </u>						
455 kHz	Panasonic EFO-A455K04B	± 0.3%					
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%					
4.0 MHz<	Murata Erie CSA4.00MG	± 0.5%					
8.0 MH	Murata Erie CSA8.00MT	± 0.5%					
16.0 MHZ	Murata Erie CSA16.00MX	± 0.5%					
All resonators used did not have built-in capacitors.							
D.S.							

© 2001 Microchip Technology Inc.

# TABLE 14-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pE
	200 kHz	15 pF	15.0E
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF 🔬	₽ 75 pF
	4 MHz	15 pF	💙 15 pF
HS	4 MHz	15 pt	15 pF
	8 MHz	15(33))F	15-33 pF
	20 MHz	√15-33 pF	15-33 pF

These values are for design guidance only. See notes following this table.


Crystals Used						
32 kHz	Epson C-001R32.768K-A	± 20 PPM				
200 kHz	STD XTL 200.000KHz	± 20 PPM				
1 MHz	ECS ECS-10-13-1	± 50 PPM				
4 Mittz	ECS ECS-40-20-1	± 50 PPM				
8 MHz	EPSON CA-301 8.000M-C	± 30 PPM				
20 MHz	EPSON CA-301 20.000M-C	± 30 PPM				

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the startup time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - R<sub>s</sub> may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - 4: When migrating from other PICmicro<sup>®</sup> devices, oscillator performance should be verified.

#### 14.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-3 shows how the R/C combination is connected to the PIC16F87XA.





## 14.3 RESET


The PIC16F87XA differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 14-4. These bits are used in software to determine the nature of the RESET. See Table 14-6 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 14-4.






# 14.4 MCLR

PIC16F87XA devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin differs from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both RESETS and current consumption outside of device specification during the RESET event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 14-5, is suggested.

FIGURE 14-5: RECOMMENDED MCLR CIRCUIT



### 14.5 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin to VDD through an RC network, as described in Section 14.4. A maximum rise time for VDD is specified. See Section 17.0 ("Electrical Specifications") for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions. For additional information, refer to Application Note, AN007, "Power-up Trouble Shooting", (DS00007).

# 14.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an accept-able level. A configuration bit is provided to enable or disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See Section 17.0 for details (TPWRT, parameter #33).

## 14.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (if PWRT is enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or Wake-up from SLEEP.

### 14.8 Brown-out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100  $\mu$ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

### 14.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR Reset occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F87XA device operating in parallel.

Table 14-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 14-6 shows the RESET conditions for all the registers.

#### 14.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has up to two bits depending upon the device.

Bit0 is the Brown-out Reset Status bit, BOR. The BOR bit is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if it has been cleared, indicating that a BOR has

#### TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS

occurred. When the Brown-out Reset is disabled, the state of the  $\overline{\text{BOR}}$  bit is unpredictable and is, therefore, not valid at any time.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator Configuration	Power	-up	Brown-out	Wake-up from	
	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
RC	72 ms	_	72 ms	—	

#### TABLE 14-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: x = don't care, u = unchanged

### TABLE 14-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

IABLE 14-6:     INITIALIZATION CONDITIONS FOR ALL REGISTERS       Power-on Reset,     MCLR Resets,     Wake-up via WDT or										
Register		Dev	ices		Power-on Reset, Brown-out Reset					
W	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
INDF	73A	74A	76A	77A	N/A	N/A	N/A			
TMR0	73A	74A	76A	77A	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PCL	73A	74A	76A	77A	0000 0000	0000 0000	PC + 1 <sup>(2)</sup>			
STATUS	73A	74A	76A	77A	0001 1xxx	000q quuu <b><sup>(3)</sup></b>	uuuq quuu <b><sup>(3)</sup></b>			
FSR	73A	74A	76A	77A	xxxx xxxx	սսսս սսսս	սսսս սսսս			
PORTA	73A	74A	76A	77A	0x 0000	0u 0000	uu uuuu			
PORTB	73A	74A	76A	77A	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTC	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PORTD	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PORTE	73A	74A	76A	77A	xxx	uuu	uuu			
PCLATH	73A	74A	76A	77A	0 0000	0 0000	u uuuu			
INTCON	73A	74A	76A	77A	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>			
PIR1	73A	74A	76A	77A	r000 0000	r000 0000	ruuu uuuu <b>(1)</b>			
	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>			
PIR2	73A	74A	76A	77A	-0-0 00	-0-0 00	-u-u uu <b>(1)</b>			
TMR1L	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TMR1H	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
T1CON	73A	74A	76A	77A	00 0000	uu uuuu	uu uuuu			
TMR2	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu			
T2CON	73A	74A	76A	77A	-000 0000	-000 0000	-uuu uuuu			
SSPBUF	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
SSPCON	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu			
CCPR1L	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
CCPR1H	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
CCP1CON	73A	74A	76A	77A	00 0000	00 0000	uu uuuu			
RCSTA	73A	74A	76A	77A	0000 000x	0000 000x	uuuu uuuu			
TXREG	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu			
RCREG	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu			
CCPR2L	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
CCPR2H	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
CCP2CON	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu			
ADRESH	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu			
ADCON0	73A	74A	76A	77A	0000 00-0	0000 00-0	uuuu uu-u			
OPTION_REG	73A	74A	76A	77A	1111 1111	1111 1111	uuuu uuuu			
TRISA	73A	74A	76A	77A	11 1111	11 1111	uu uuuu			
TRISB	73A	74A	76A	77A	1111 1111	1111 1111	uuuu uuuu			
TRISC	73A	74A	76A	77A	1111 1111	1111 1111	uuuu uuuu			
TRISD	73A	74A	76A	77A	1111 1111	1111 1111	uuuu uuuu			
TRISE	73A	74A	76A	77A	0000 -111	0000 -111	uuuu -uuu			

#### TABLE 14-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 14-5 for RESET value for specific condition.

Register	jister Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset	Wake-up via WDT or Interrupt		
PIE1	73A	74A	76A	77A	r000 0000	r000 0000	ruuu uuuu
	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu
PIE2	73A	74A	76A	77A	-0-0 00	-0-0 00	-u-u uu
PCON	73A	74A	76A	77A	dd	uu	uu
SSPCON2	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu
PR2	73A	74A	76A	77A	1111 1111	1111 1111	1111 1111
SSPADD	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	73A	74A	76A	77A	00 0000	00 0000	uu uuuu
TXSTA	73A	74A	76A	77A	0000 -010	0000 -010	uuuu -uuu
SPBRG	73A	74A	76A	77A	0000 0000	0000 0000	uuuu uuuu
CMCON	73A	974	76A	77A	0000 0111	0000 0111	uuuu uuuu
CVRCON	73A	74A	76A	77A	000- 0000	000- 0000	uuu- uuuu
ADRESL	73A	74A	76A	77A	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	73A	74A	76A	77A	00 0000	00 0000	uu uuuu
EEDATA	73A	74A	76A	77A	0 0000	0 0000	u uuuu
EEADR	73A	74A	76A	77A	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu
EEADRH	73A	74A	76A	77A	XXXX XXXX	uuuu uuuu	uuuu uuuu
EECON1	73A	74A	76A	77A	x x000	u u000	u uuuu
EECON2	73A	74A	76A	77A			

TABLE 14-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)


Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 14-5 for RESET value for specific condition.

#### FIGURE 14-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD VIA RC NETWORK)



# PIC16F87XA








FIGURE 14-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# FIGURE 14-9: SLOW RISE TIME (MCLR TIED TO VDD VIA RC NETWORK)



### 14.11 Interrupts

The PIC16F87XA family has up to 15 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.



#### FIGURE 14-10: INTERRUPT LOGIC

#### 14.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.14 for details on SLEEP mode.

#### 14.11.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>) (Section 5.0).

#### 14.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 4.2).

#### 14.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

For the PIC16F873A/874A devices, the register W\_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., If W\_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1). The registers, PCLATH\_TEMP and STATUS\_TEMP, are only defined in bank 0.

Since the upper 16 bytes of each bank are common in the PIC16F876A/877A devices, temporary holding registers W\_TEMP, STATUS\_TEMP, and PCLATH\_TEMP should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 14-1 can be used.

	4-1. SAVING 5	TATUS, W, AND FOLATTI REGISTERS IN RAM
MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEMP	;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
:		
:(ISR)		;(Insert user code here)
:		
MOVF	PCLATH_TEMP, W	;Restore PCLATH
MOVWF	PCLATH	;Move W into PCLATH
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W
	—	

#### EXAMPLE 14-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

# 14.13 Watchdog Timer (WDT)


The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/ CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 14.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION\_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
  - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.



#### FIGURE 14-11: WATCHDOG TIMER BLOCK DIAGRAM

#### TABLE 14-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

**Note 1:** See Register 14-1 for operation of these bits.

#### 14.14 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The  $\overline{\text{MCLR}}$  pin must be at a logic high level (VIHMC).

#### 14.14.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write (PIC16F874/877 only).
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 5. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM write operation completion.
- 10. Comparator output changes state.

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present. When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 14.14.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### FIGURE 14-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT

CLKOUT <sup>(4)</sup> NT pin		/	\(	Tost(2)	/	\/		/
NTF Flag INTCON<1>)			ļ	y.		Interrupt Latency	2)	
GIE bit INTCON<7>)			Processor i	n ►				
NSTRUCTIO	N FLOW		1 1 1			1 1 1 1		
PC	X PC X	PC+1	Х Р	C+2	PC+2	<u>χ PC + 2</u>	<u>χ 0004h χ</u>	0005h
nstruction	Inst(PC) = SLEEP	Inst(PC + 1)	1	1	Inst(PC + 2)	, , , ,	Inst(0004h)	Inst(0005h)
nstruction	Inst(PC - 1)	SLEEP	1 1	i	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 14.15 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 14-8 shows which features are consumed by the background debugger.

I/O pins	RB6, RB7		
Stack	1 level		
Program Memory	Address 0000h must be NOP		
	Last 100h words		
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB - 0x1EF		

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to  $\overline{\text{MCLR}}/\text{VPP}$ , VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

#### 14.16 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 14.17 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

## 14.18 In-Circuit Serial Programming

PIC16F87XA microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

When using ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87XA.

#### 14.19 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
  - 2: While in Low Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
  - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
  - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F87XA device will enter Programming mode.
  - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.
  - **6:** Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

# 15.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode** which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 15-1, while the various opcode fields are summarized in Table 15-1.

Table 13-2 lists the instructions recognized by the MPASM<sup>™</sup> Assembler. A complete description of each instruction is also available in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'a' is zero, the result is placed in the W register. If 'a' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations,  $`{\bf k}'$  represents an eight- or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with				
	future PIC16F87XA products, do not use				
	the OPTION and TRIS instructions.				

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


#### 15.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "clrf PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

# TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or 1). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

#### FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



#### TABLE 15-2: PIC16F87XA INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit Opcode			Status	Notes
		Description		MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIS		RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTRO	L OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1: \	When an	I/O register is modified as a function of itself ( e.g.	, MOVF POI	RTB, 1	1), the v	alue use	ed will b	e that value	present

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023).

# 15.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[ <i>label</i> ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[ <i>label</i> ]BSF f,b
	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a $2TCY$ instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[ 0,1 \right] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = 0</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

# PIC16F87XA

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)	Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

# PIC16F87XA

MOVF	Move f
Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \to (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[ <i>label</i> ] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

# SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ \text{prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

	instruction.
RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from Literal
Syntax:	[ <i>label</i> ] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[ <i>label</i> ] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) - (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

# PIC16F87XA

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W regis- ter. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in \ [0,1] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[ <i>label</i> ] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

# 16.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD
- Device Programmers
  - PRO MATE® II Universal Device Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup>1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ® Demonstration Board

#### 16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup>-based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

#### 16.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

### 16.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

### 16.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

### 16.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make these features available to you, the end user.

# 16.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 16.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

### 16.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

#### 16.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 16.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44, All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

#### 16.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the  $I^2C^{TM}$  bus and separate headers for connection to an LCD module and a keypad.

# 16.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

## 16.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

## 16.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

## TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12CX	PIC14000	PIC16C5)	(929121d	PIC16CX)	PIC16F6	7091019	7091019	PIC16C8	PIC16F8	PIC16C9	DT17C	7371319	PIC18CX	PIC18FX	83CXX 52CXX/ 54CXX/	кххээн	МСКЕХХ	MCP251
MPLAB <sup>®</sup> Integrated Development Environment	~	^	>	>	>	>	>	>	>	~	>	>	>	>	~				
MPLAB <sup>®</sup> C17 C Compiler												>	>						
MPLAB <sup>®</sup> C18 C Compiler														~	~				
MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	^	>	>	>	>	>	>	>	>	~	>	>	>	>	~	~	>		
MPLAB® ICE In-Circuit Emulator	>	>	>	>	~	**`	>	>	>	~	>	>	>	>	~				
ict Definition EPIC <sup>TM</sup> In-Circuit Emulator	~		>	>	>		>	>	>		>			<u> </u>					
eb MPLAB® ICD In-Circuit Debugger				*>			*			>					>				
PICSTART <sup>®</sup> Plus Entry Level Development Programmer	>	>	>	`	>	**`	>	>	`	`	>	>	>	>	>				
ଅଟେ Pro MATE® II ପୁମୁ Universal Device Programmer ଦ	^	^	>	>	>	**/	>	>	>	^	>	>	>	>	>	>	>		
PICDEM <sup>TM</sup> 1 Demonstration Board			>		>		÷,		>			>							
PICDEM <sup>TM</sup> 2 Demonstration Board				<+			<b>^</b> +							>	>				
PICDEM <sup>TM</sup> 3 Demonstration Board											>								
ट्र PICDEM <sup>TM</sup> 14A Demonstration छ Board		>																	
PICDEM <sup>TM</sup> 17 Demonstration Board													>						
KEELoq® Evaluation Kit																	>		
KEELoa <sup>®</sup> Transponder Kit																	>		
microlD™ Programmer's Kit																		>	
125 kHz microlD™ Developer's Kit																		>	
125 kHz Anticollision microlD™ Developer's Kit																		>	
13.56 MHz Anticollision microlD <sup>TM</sup> Developer's Kit																		>	
MCP2510 CAN Developer's Kit																			>

© 2001 Microchip Technology Inc.

# PIC16F87XA

NOTES:

# **17.0 ELECTRICAL CHARACTERISTICS**


Absolute	Maximum	Ratings †
----------	---------	-----------

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)	to (VDb + 0.3V)
	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on RA4 with respect to Vss	0 to +8.5V
Total power dissipation (Note 1)	1.0W
Voltage on RA4 with respect to Vss	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, liκ (VI < 0 or VI > VDD) Output clamp current, loκ (Vo < 0 or Vo > VDD) Maximum output current sunk by any I/O pin	± 20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and BORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD - VOH) x IOH	H} + $\Sigma$ (VOI x IOL)
<b>2:</b> Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may Thus, a series resistor of 50-100 $\Omega$ should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pulling this pin directly to Vss.	
<b>3:</b> PORTD and PORTE are not implemented on PIC16F873A/876A devices.	


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# PIC16F87XA









#### 17.1 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial)

-							
PIC16LF8	873A/874A	/876A/877A (Industrial)		-	<b>rating C</b> perature		ns (unless otherwise stated) C ≤ Ta ≤ +85°C for industria
PIC16F87	'3A/874A/	876A/877A (Industrial)		-	rating C perature		ns (unless otherwise stated) C ≤ Ta ≤ +85°C for industrial
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Мах	Units	Conditions
	Vdd	Supply Voltage					
D001		16LF87XA	2.0	_	5.5	V	LP, XT, RC osc configuration (DC to 4 MHz)
D001		16F87XA	4.0	—	5.5	X	R XT RC osc configuration
D001A			4.5		5.5	NY.	HS osc configuration
			VBOR		5.5	Dv/	BOR enabled, FMAX = 14 MHz <sup>(7)</sup>
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5		$\langle \mathbf{r} \rangle$	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss (	$\overline{)}$	۷	See section on Power-on Reset for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset	3.65	4.0	4.35	V	BODEN bit in configuration word enabled

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5%, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

QS61 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{WQLR} \neq VDD$ ; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
  4: For RC osc configuration, current through REXT is not included. The current through the resistor can be esti-
- mated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

terization and is for design guidance only. This is not tested.

>6: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

#### 17.1 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial) (Continued)

PIC16LF8	73A/874A	/876A/877A (Industrial)		-	<b>rating C</b> perature		ns (unless otherwise stated) $C \leq TA \leq +85^{\circ}C$ for industrial
PIC16F87	3A/874A/8	876A/877A (Industrial)		-	<b>rating C</b> perature		ns (unless otherwise stated) $C \le TA \le +85$ °C tor industrial
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Мах	Units	Conditiøns
	IDD	Supply Current <sup>(2,5)</sup>					
D010		16LF87XA	_	0.6	2.0	mA 、	XT, RC osc configuration Fosc = #MHz, VDD = 3.0V
D010		16F87XA	—	1.6	4	mA	RC osc configurations Fosc = 4 MHz, VDD = 5.5V
D010A		16LF87XA	—	20	35	VuA	ŽP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D013		16F87XA	—		15	mA	HS osc configuration, Fosc = 20 MHz, VDD = 5.5V
D015	$\Delta$ IBOR	Brown-out Reset Current <sup>(6)</sup>	$\sim$	85	200	μA	BOR enabled, VDD = 5.0V

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
      - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
      - $\overline{MCLR} = V_{DD}$ , WDT enabled/disabled as specified.
  - **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
  - 5: Time 1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The A current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
  - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

#### 17.1 **DC Characteristics:** PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial) (Continued)

PIC16LF8	73A/874A	/876A/877A (Industrial)		ard Ope ting tem	-		ns (unless otherwise stated) $C \le TA \le +85^{\circ}C$ for industrial
PIC16F87	3A/874A/	876A/877A (Industrial)		ard Ope ting tem			ns (unless otherwise stated) $C \leq TA \leq +85^{\circ}C$ for industrial
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Мах	Units	Conditions
	IPD	Power-down Current <sup>(3,5)</sup>					
D020		16LF87XA	—	7.5	30	μA	₩00 = 3.0V, WDT enabled, -40°C to +85°C
D020		16F87XA	—	10.5	42	JUA 1	₩90 ≥ 4.0V, WDT enabled, 40°C to +85°C
D021		16LF87XA	—	0.9	5	JuA-	VDD = 3.0V, WDT disabled, 0°C to +70°C
D021		16F87XA	—	1.5		) prà	VDD = 4.0V, WDT disabled, -40°C to +85°C
D021A		16LF87XA		( <sup>0,9</sup> )	5	μA	VDD = 3.0V, WDT disabled, -40°C to +85°C
D021A		16F87XA	$\langle -$	1.5	> 19	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C
D023	$\Delta$ IBOR	Brown-out Keset Current <sup>(6)</sup>		> <sup>85</sup>	200	μA	BOR enabled, VDD = 5.0V

Legend: Rows with standard voltage device data only are shaded for improved readability.

Data in "Typ" column is at 5V, 25°C/unless otherwise stated. These parameters are for design guidance † only, and are not tested.

- Note 1: This is the limit to which YDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a) function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, ose illator type, internal code execution pattern and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
      - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
      - MCDR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - For RC esc configuration, current through REXT is not included. The current through the resistor can be esti-4: mated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm. Time 1 oscillator (when enabled) adds approximately 20  $\mu$ A to the specification. This value is from charac-
  - Ś. terization and is for design guidance only. This is not tested.

The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be 6: added to the base IDD or IPD measurement.

7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

#### 17.2 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial)

DC CHA	RACTE	RISTICS	Operating	tempe voltag	erature	-40°C	s (unless otherwise stated) $\leq$ TA $\leq$ +85°C for industrial described in DC specification
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports					$  \langle \langle \rangle \rangle$
D030		with TTL buffer	Vss	—	0.15Vdd	V	For entire VDD range
D030A			Vss		0.8V	V,	4.5V ≤ VDD ≥ 5.5V
D031		with Schmitt Trigger buffer	Vss		0.2Vdd	Ň	$\nabla \sim$
D032		MCLR, OSC1 (in RC mode)	Vss		0.2Vdd	$\langle \chi \rangle$	
D033		OSC1 (in XT and LP modes)	Vss		0.3V	$\langle V \rangle$	(Note 1)
		OSC1 (in HS mode)	Vss		0.3VDD	X,	$\rangle$
		Ports RC3 and RC4			$\left( \right) \right)$	$\left \right\rangle$	
D034		with Schmitt Trigger buffer	Vss		Q.3VDD	V/	For entire VDD range
D034A		with SMBus	-0.5	7-	0,6	V	for VDD = $4.5$ to $5.5$ V
	Vih	Input High Voltage		(	$\sum$		
		I/O ports	$\land$	4	$\mathcal{V}$		
D040		with TTL buffer	2,0/	$\rangle^{-}$	VDD	V	$4.5V \le VDD \le 5.5V$
D040A			0.25V0D + 0.8V		Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer $\langle$	0.8VDD	`—	Vdd	V	For entire VDD range
D042		MCLR	Q.8VDD		Vdd	V	
D042A		OSC1 (in XT and LP modes)	1.6V		Vdd	V	(Note 1)
		OSC1 (in HS mode)	0.7VDD		Vdd	V	
D043		OSC1 (in RC mode) Ports RC3 and RC4	0.9Vdd	_	Vdd	V	
D044		with Schmitt Trigger buffer	0.7Vdd		Vdd	V	For entire VDD range
D044A		with SMBus	1.4		5.5	V	for VDD = $4.5$ to $5.5V$
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μA	Vdd = 5V, VPIN = Vss, -40°C to +85°C
	lı∟	Input Leakage Current <sup>(2, 3)</sup>			1	1	1
D060		I/Opprts	_		±1	μA	$Vss \leq VPIN \leq VDD$ ,
							Pin at hi-impedance
D061	~	MOLR. RA4/TOCKI	_		±5	μA	$Vss \leq VPIN \leq VDD$
D063		0501	—	_	±5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP osc configuration

Data 10 "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

1/2 Th RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the Note PIC16F87XA be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

#### 17.2 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial) (Continued)

			Standard	Opera	ating Cor	dition	s (unless otherwise stated)
			Operating	-			$\leq$ TA $\leq$ +85°C for industrial
DC CHA	ARACTE	RISTICS					described in DC specification
			(Section 2			nge us	
Davam	<u> </u>		(000001				
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Vol	Output Low Voltage					$\sim$
D080		I/O ports	—	—	0.6	V	10L = 8.5 mA, VDD = 4.5V,
							40°C to +85°C
D083		OSC2/CLKOUT (RC osc config)			0.6	X	$IQL \neq 1.6$ mA, VDD = 4.5V,
					~	/	-40°℃ to +85°C
	Vон	Output High Voltage				$\sum_{i}$	$\bigtriangledown$
D090		I/O ports <sup>(3)</sup>	VDD - 0.7			XX	Iон = -3.0 mA, VDD = 4.5V,
					/()L	$\sim$	-40°C to +85°C
D092		OSC2/CLKOUT (RC osc config)	Vdd - 0.7		$\searrow$	√v	IOH = -1.3 mA, VDD = 4.5V,
				$\int C$	$\square \bigcirc$		-40°C to +85°C
D150*	Vod	Open-Drain High Voltage	— <u> </u>	(+	) 8.5	V	RA4 pin
		Capacitive Loading Specs on					
		Output Pins	$\langle \rangle$	$\mathcal{V}$			
D100	Cosc2	OSC2 pin	$\langle \leftarrow \rangle$	$\setminus$ -	15	pF	In XT, HS and LP modes when
			$- \sum$	$\searrow$			external clock is used to drive
	_	$\square$	$\langle  \rangle$			_	OSC1
D101	Cio	All I/O pins and OSC2 (RC	$\langle $		50	pF	
D102	Св	mode) SCL, SDA (I <sup>2</sup> C mode)	$\searrow$ -		400	pF	
	_	Data EEPROM Memory					
D120	ED	Endurance	100K	1M	_	E/W	-40°C to +85°C
D121	Vdrw	VDD for read/write	VMIN		5.5	V	Using EECON to read/write
							VMIN = min. operating voltage
D122	TDEW	Erase/write cycle time		4	8	ms	
_	_	Program FLASH Memory					
D130	Ep	Endurance	10K	100K	—	E/W	-40°C to +85°C
D131	Vpr	VDD for read	VMIN	—	5.5	V	VMIN = min operating voltage
D132A		VDD for erase/write	VMIN	—	5.5	V	Using EECON to read/write,
		$ \land \land$					VMIN = min. operating voltage
D133	TPEW	EraseXV/rite cycle time	—	4	8	ms	
*	These	parameters are characterized but n	ot tested.				

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance + only and are not tested.

Note 1: NRC/oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the RIC16F87XA be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 2:

3: Negative current is defined as current sourced by the pin.

### TABLE 17-1: COMPARATOR SPECIFICATIONS

Operating Conditional 2 $0V \neq V/DD \neq E EV$	$-40^{\circ}C < TA < +85^{\circ}C$ , unless otherwise stated.
10peraling Conditions. 3.0v < vDD < 3.5v	-40 C < TA < $+60$ C, utiless otherwise stated.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D300	Input Offset Voltage	VIOFF	—	± 5.0	± 10	mV 🔨	$(\bigcirc)$
D301	Input Common Mode Voltage*	VICM	0	-	Vdd - 1.5	R	
D302	Common Mode Rejection Ratio*	CMRR	55	-		dB	V
300 300A	Response Time <sup>(1)*</sup>	TRESP	—	150	400	ns ns	PIC16F87XA PIC16LF87XA
301	Comparator Mode Change to Output Valid*	TMC2OV	(	<u>A</u>	5 10	μs	

\* These parameters are characterized but not tested.

Note: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

# TABLE 17-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: 3.0V < VDp 5.5V, -40°C < TA < +85°C, unless otherwise stated.									
Spec No.	Characteristics	Sym	Min	Тур	Мах	Units	Comments		
D310	Resolution	Vres	Vdd/24	—	VDD/32	LSb			
D311	Absolute Accuracy	VRAA	_	_	1/4	LSb	Low Range (VRR = '1')		
	P		—	—	1/2	LSb	High Range (VRR = '0')		
D312	Unit Resistor Value (R)*	VRur		2 k	—	Ω			
310	Settling Time <sup>(1)*</sup>	TSET	—	—	10	μs			

\* These parameters are characterized but not tested.


**Note:** Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.


### 17.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			· · · · · · · · · · · · · · · · · · ·
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
- I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (	I <sup>2</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

#### FIGURE 17-3: LOAD CONDITIONS





Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		4	ͺМΗҳ	XT and RC osc mode
		(Note 1)	DC	_	20 <	( WHUZ	HS osc mode
			DC	_	200	KHZ	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	$-\langle$	$\sqrt{4}$	7 MHz	XT osc mode
			4		20	MHz	HS osc mode
			5	$( \subset )$	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	$\langle \succ \rangle$	V - 1	ns	XT and RC osc mode
		(Note 1)	<b>\50</b>	$\rangle \simeq$	—	ns	HS osc mode
		$\sim$	5			μs	LP osc mode
		Oscillator Period	7250	$\sim$ –	_	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			<b>∕</b> 100	—	250	ns	HS osc mode
			50	—	250	ns	HS osc mode
			5	—	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time	200	Тсү	DC	ns	TCY = 4/FOSC
		(Note 1) ( (					
3	TosL,	External Clock in (OSC1) High or	100	—	—	ns	XT oscillator
	TosH	Low-Time	2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4	TosR, <	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fail Time	—	—	50	ns	LP oscillator
	$\bigtriangleup$	$\langle \vee$	—	_	15	ns	HS oscillator

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 17-4:	CLKOUT AND I/O TIMING REQUIREMENTS	5
		<i>.</i>


Param No.	Symbol	Charac	teristic	Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 <sup>↑</sup> to CLKOUT↓			75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 <sup>↑</sup> to CLKOUT <sup>↑</sup>		—	75	200	ns	(Note 1)
12*	TckR	CLKOUT rise time	$\wedge$	—	35	100	ns	(Note 1)
13*	TckF	CLKOUT fall time		—	35	100	ns	(Note 1)
14*	TckL2ioV	CLKOUT ↓ to Port out val	nd 🗸	—		0.5Tcy + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKO	φτλ	Tosc + 200	_	—	ns	(Note 1)
16*	TckH2iol	Port in hold after OLKOUT	1	0	_	—	ns	(Note 1)
17*	TosH2ioV	OSC11 (01 cycle) to Port out valia		—	100	255	ns	
18*	TosH2iol	OSC1+(Q2 cycle) to	Standard (F)	100		—	ns	
		Rontinput invalid (I/O in hold time)	Extended (LF)	200	_	—	ns	
19*	TioV20sH	Port input valid to OSC1↑	(I/O in setup time)	0	_	—	ns	
20*	TioR	Port-output rise time	Standard (F)	—	10	40	ns	
	$\langle \langle \rangle \rangle$		Extended (LF)	—	—	145	ns	
21*	TioF	Port output fall time	Standard (F)	—	10	40	ns	
7/	$\rightarrow$		Extended (LF)	—	—	145	ns	
22††*	Tinp	INT pin high or low time		Тсү	—	—	ns	
23††*	Trbp	RB7:RB4 change INT high	n or low time	Тсү		—	ns	

\* These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.



## FIGURE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




 TABLE 17-5:
 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter , No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMGL	MCLR Pulse Width (low)	2	—		μs	VDD = 5V, -40°C to +85°C
31*	Луурт	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32/~~	Tost	Oscillation Start-up Timer Period	—	1024 Tosc	_		Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	—		μs	$VDD \le VBOR (D005)$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 17-6:	TIMER0 AND TIMER1 EXTERNAL CLOCK R	EQUIREMENTS

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5TCY + 20			-	Must also meet parameter 42
41*	TtOL	T0CKI Low Pulse '	Width	With Pressaler	0.5TCY + 20	_		113	Must also meet
41	TIUL		WIGHT	With Prescaler	10	_	_	-	parameter 42
42*	Tt0P	T0CKI Period		No Rrescater	Tcy + 40	_	_	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	_		ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, Pre	escaler = 1	0.5TCY + 20	_	_	ns	Must also meet
			Synchropous,	Standard(F)	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	Extended(LF)	25	_	_	ns	
			Asynchronøus	Standard(F)	30	_	_	ns	
			( )	Extended(LF)	50			ns	1
46*	Tt1L	T1CKI Low Time	Synchronous, Pre	escaler = 1	0.5Tcy + 20			ns	Must also meet
			Synchronous,	Standard(F)	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	Extended(LF)	25	_	_	ns	
		$\langle \rangle$	Asynchronous	Standard( <b>F</b> )	30			ns	
	$\langle$			Extended(LF)	50			ns	
47*	Tt1P	T1CKI input period	Synchronous	Standard( <b>F</b> )	Greater of: 30 OR <u>TCY + 40</u> N			ns	N = prescale value (1, 2, 4, 8)
				Extended(LF)	Greater of: 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
$\backslash \bigtriangledown$	$\sim$		Asynchronous	Standard( <b>F</b> )	60			ns	
$\sum$	[			Extended(LF)	100	—	—	ns	
$\checkmark$	Ft1	Timer1 Oscillator I (oscillator enabled			DC		200	kHz	
48	TCKEZtmr1	Delay from externa	al clock edge to tin	ner increment	2Tosc	_	7Tosc	—	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 17-9: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




## TABLE 17-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym		Characteris	itic	Min	Тур†	Max	Units	Conditions
50*	TccL		No Prescaler	$\overline{\langle } \langle  \rangle$	0.5Tcy + 20	—	_	ns	
		input low time		Standard(E)	10	—	_	ns	
			With Prescaler	Extended(LF)	20	_	_	ns	
51*	ТссН		No Prescaler	~	0.5Tcy + 20	_	_	ns	
		input high time	$\frown$	Standard(F)	10	—	_	ns	
			With Prescaler	Extended(LF)	20	—	_	ns	
52*	TccP	CCP1 and CCP2 in	iput period		<u>3Tcy + 40</u> N	_	_		N = prescale value (1, 4 or 16)
53*	TccR	CCP1 and CCP2 o	utput rise time	Standard(F)	—	10	25	ns	
			>	Extended(LF)	—	25	50	ns	
54*	TccF	CCP1 and CCP2 of	utput fall time	Standard( <b>F</b> )	—	10	25	ns	
		$\langle \rangle \rangle \rangle$		Extended(LF)	—	25	45	ns	

\* These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




## TABLE 17-8: PARALLEL SLAVE PORT REQUIREMENTS (PIC16F874A/877A ONLY)


Parameter No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Pata in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (setup time)		20	_	_	ns	
63*	TwrH2dtl	WR or CS1 to data-in invalid (hold time)	Standard(F)	20	_	—	ns	
	$\langle \cdot \rangle$	$\searrow$	Extended(LF)	35	_		ns	
64	TrołLędtV	$\overline{BV}$ and $\overline{CS}$ to data–out valid		—	_	80	ns	
65	TrdH2dtl	RD↑ or CS↓ to data–out invalid		10	_	30	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





#### FIGURE 17-11: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)



#### FIGURE 17-12: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)







#### FIGURE 17-14: SPI SLAVE MODE TIMING (CKE = 1)

#### TABLE 17-9: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{\text{SS}}$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсу		— (	AS	$\langle \rangle$
71*	TscH	SCK input high time (Slave mode)		TCY + 20	_	$\Diamond$	ns	/
72*	TscL	SCK input low time (Slave mode)		TCY + 20	- /	2 -	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	$\overline{\langle}$	$\swarrow$	√ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100		, ,	ns	
75*	TdoR	SDO data output rise time	Standard( <b>F</b> ) Extended( <b>LF</b> )		10 25	25 50	ns ns	
76*	TdoF	SDO data output fall time	•	$\neg \overline{/}$	× 10	25	ns	
77*	TssH2doZ	SS <sup>↑</sup> to SDO output hi-impedance		2	_	50	ns	
78*	TscR	SCK output rise time (Master mode)	Standard( <b>F</b> ) Extended( <b>LF</b> )		10 25	25 50	ns ns	
79*	TscF	SCK output fall time (Master mode)		) _	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	Standard(E) Extended(LF)			50 145	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge		Тсу		—	ns	
82*	TssL2doV	SDO data output valid after SS edg		_	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS <sup>↑</sup> after SCK edge	$\mathbf{i}$	1.5Tcy + 40	—	—	ns	

\* These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25 C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 17-15: I<sup>2</sup>C BUS START/STOP BITS TIMING





TABLE 17-10:	I <sup>2</sup> C BUS START/STOP BITS REQUIREMENTS
--------------	---

Parameter No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
90	Tsu:sta	START condition	100 kHz mode	4700	_	—	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	—			START condition	
91	Thd:sta	START condition	100 kHz mode	4000	—	_	ns	After this period, the first clock	
		Hold time	400 kHz mode	600	_			pulse is generated	
92	Tsu:sto	STOP condition	100 kHz mode	4700		(	\ns }	$\sim$ '	
		Setup time	400 kHz mode	600		A	NDU		
93	Thd:sto	STOP condition	100 kHz mode	4000	P	$\mathbb{A}$	ns		
		Hold time	400 kHz mode 🔿	600	177	_			



#### TABLE 17-11: I<sup>2</sup>C BUS DATA REQUIREMENTS


Param No.	Sym	Characte	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5-MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			SSP Module	0.5Tcy	—	$\sim$	
101	TLOW	Clock low time	100 kHz mode	4.7	- /	As	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		As	Device must operate at a minimum of 10 MHz
			SSP Module	0.5Tcy	$\sum_{i=1}^{n}$	$\searrow$	
102	TR	SDA and SCL rise	100 kHz mode	<	1000-	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	$( \bigcirc )$	300	ns	
			400 kHz mode	/20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	Thd:sta	START condition hold	100 kHz mode	4.0	—	μs	After this period, the first cloc
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	Thd:dat	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	Tsu:dat	Data input setup time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109	ТАА	Qutput valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock~~	400 kHz mode	_	—	ns	
110	TEOF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
1.	$\sum^{1}$	P	400 kHz mode	1.3	—	μs	before a new transmission can start
$- \leftarrow \leftarrow$	(CB)	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 2: A fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement that

A fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement that Tsu:dat ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+ Tsu:dat = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is released.

 $\wedge$ 

#### FIGURE 17-17: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




#### TABLE 17-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Character	ristic	Min	Турт	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	Standard(F)		-	80	ns	
		Clock high to data out valid	Extended(LF)	7	_	100	ns	
121	Tckrf	Clock out rise time and fall time	Standard(F)	> -	_	45	ns	
		(Master mode)	Extended(LF)	—	_	50	ns	
122	Tdtrf	Data out rise time and fall time	Standard(F)	—		45	ns	
			Extended (LF)			50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 17-18: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 17-13; USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before $CK\downarrow$ (DT setup time)	15	_		ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	—		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## TABLE 17-14: A/D CONVERTER CHARACTERISTICS: PIC16F873A/874A/876A/877A (INDUSTRIAL) PIC16LF873A/874A/876A/877A (INDUSTRIAL)

Param No.	Sym	Characterist	ic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution		_	1	10-bits	bit	VREF = VDD = 5.12V, VSS & VAIN S VREF
A03	EIL	Integral linearity error		—	_	< ± 1	LSb	$V_{REF} = V_{DD} = 5.12V,$ $V_{SS} \le V_{AW} \le V_{REF}$
A04	Edl	Differential linearity error		—	_	< ± 1 (	~LSb	VREF = VDD = 5.12V, ∀SS ≤ VAIN ≤ VREF
A06	EOFF	Offset error		—		< ±2	LŠK	$\tilde{V}$ REF = VDD = 5.12V, VSS $\leq$ VAIN $\leq$ VREF
A07	Egn	Gain error		_	_		SP	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A10	_	Monotonicity		_	guaranteed (3)		_	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltage (VR	ef+ - Vref-)	2.0	$\langle \bigcirc$	VOD + 0.3	V	Absolute minimum electrical spec. To ensure 10-bit accuracy.
A21	Vref+	Reference voltage Higl	ı	AVDD - 2.5V	$\sim$	AVDD + 0.3V	V	
A22	VREF-	Reference voltage Low	1	AVss - 0.3V	$\sim$	VREF+ - 2.0V	V	
A25	VAIN	Analog input voltage		Vss - 0.3 V	$\searrow$ –	Vref + 0.3 V	V	
A30	ZAIN	Recommended impeda analog voltage source	ance of	11	> _	10.0	kΩ	
A40	IAD	A/D conversion	Standard	$\rightarrow$	220	—	μΑ	Average current consumption
		current (VDD)	Extended	. —	90	_	μΑ	when A/D is on (Note 1)
A50	IREF	VREF input current (Note 2)		10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1.
			$\rightarrow$	—	—	10	μA	During A/D Conversion cycle

\* These parameters are characterized but not tested.

† Data in "Typ" coumn is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is  $\delta ff$ , it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.






TABLE 17-15:	A/D CONVERSION REQUIREMENTS
--------------	-----------------------------

Param No.	Sym	Character	istic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	Standard(F)	1.6	—	_	μs	Tosc based, VREF ≥ 3.0V
		G	Extended(LF)	3.0	—	_	μs	Tosc based, VREF $\ge 2.0V$
			Standard(F)	2.0	4.0	6.0	μs	A/D RC mode
			Extended(LF)	3.0	6.0	9.0	μs	A/D RC mode
131	Τςνν	Conversion time (not inc (Note 1)	uding S/H time)			12	Tad	
132	TACQ	Acquisition time		(Note 2) 10*	40	_	μs μs	The minimum time is the amplifier settling time. This may be used if the "new" input volt- age has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	त्रह्ल	Q4 to A/D clock start			Tosc/2 §			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

**2:** See Section 11.1 for minimum conditions.

NOTES:


## 18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs are not available at this time.

NOTES:

## **19.0 PACKAGING INFORMATION**

#### **19.1** Package Marking Information




**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2001 Microchip Technology Inc.

### Package Marking Information (Cont'd)

28-Lead PDIP (Skinny DIP)





#### 28-Lead SOIC



#### Example



#### 28-Lead SSOP



#### Example




#### 28-Lead MLF



#### Example



## 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)



	Units		INCHES*		N	<b>IILLIMETERS</b>	
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		М	ILLIMETERS	*
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

## 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)






	Units		INCHES*		MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.050			1.27		
Pins per Side	n1		11			11		
Overall Height	А	.165	.173	.180	4.19	4.39	4.57	
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06	
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89	
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86	
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27	
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25	
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65	
Overall Length	D	.685	.690	.695	17.40	17.53	17.65	
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66	
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66	
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00	
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00	
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33	
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81	
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047 Drawing No. C04-048

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)




	Units		INCHES*		MILLIMETERS			
Dimension I	imits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26	
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-095 Drawing No. C04-070

## 28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)




	Units		INCHES*		MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	¢	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052

## 28-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)




	Units	INCHES		MILLIMETERS*		S*	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.319	7.59	7.85	8.10
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.396	.402	.407	10.06	10.20	10.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-150



### 28-Lead Plastic Micro Leadframe Package (MF) 6x6 mm Body (MLF) — Packaging


	Units		INCHES		М	ILLIMETERS*	
Dimen	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	А		.033	.039		0.85	1.00
Molded Package Thickness	A2		.026	.031		0.65	0.80
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3	.008 REF.		0.20 REF.			
Overall Width	E	.236 BSC		6.00 BSC			
Molded Package Width	E1	.226 BSC		5.75 BSC			
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85
Overall Length	D		.236 BSC		6.00 BSC		
Molded Package Length	D1		.226 BSC		5.75 BSC		
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85
Lead Width	В	.009	.011	.014	0.23	0.28	0.35
Lead Length	L	.020	.024	.030	0.50	0.60	0.75
Tie Bar Width	R	.005	.007	.010	0.13	0.17	0.23
Tie Bar Length	Q	.012	.016	.026	0.30	0.40	0.65
Chamfer	СН	.009	.017	.024	0.24	0.42	0.60
Mold Draft Angle Top	α			12 <sup>°</sup>			12 <b>°</b>

\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: pending

28-Lead Plastic Micro Leadframe Package (MF) 6x6 mm Body (MLF) — Solder Pads



	Units	INCHES		MILLIMETERS*			
Dimension L	imits.	MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		.026 BSC			0.65 BSC	
Pad Width	В	.009	.011	.014	0.23	0.28	0.35
Pad Length	L	.020	.024	.030	0.50	0.60	0.75
Pad to Solder Mask	М	.005		.006	0.13		0.15

\*Controlling Parameter

### APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	11/2001	Original revision. The devices presented are enhanced versions of the PIC16F87X microcontrollers dis- cussed in the "PIC16F87X Data Sheet" (DS30292).

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

#### TABLE B-1: DIFFERENCES BETWEEN DEVICES IN THE PIC16F87XA FAMILY

	PIC16F873A	PIC16F874A	PIC16F876A	PIC16F877A
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory (bytes)	128	128	256	256
Interrupts	14	15	14	15
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Slave Port	no	yes	no	yes
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP

### APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1:	CONVERSION CONSIDERATIONS
------------	---------------------------

Characteristic	PIC16C7X	PIC16F87X	PIC16F87XA
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	14 or 15
Communication	PSP, USART, SSP (SPI, I <sup>2</sup> C Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)
Frequency	20 MHz	20 MHz	20 MHz
Voltage	2.5V - 5.5V	2.2V - 5.5V	2.0V - 5.5V
A/D	8-bit, 4 conversion clock selects	10-bit, 4 conversion clock selects	10-bit, 7 conversion clock selects
CCP	2	2	2
Comparator	—	—	2
Comparator Voltage Reference	_	—	yes
Program Memory	4K, 8K EPROM	4K, 8K FLASH (Erase/Write on single word)	4K, 8K FLASH (Erase/Write on four-word blocks)
RAM	192, 368 bytes	192, 368 bytes	192, 368 bytes
EEPROM data	None	128, 256 bytes	128, 256 bytes
Code Protection	On/Off	Segmented, starting at end of program memory	On/Off
Program Memory Write Protection	_	On/Off	Segmented, starting at beginning of program memory
Other	_	In-Circuit Debugger, Low Voltage Programming	In-Circuit Debugger, Low Voltage Programming

### INDEX

Α

A/D
Acquisition Requirements 128
ADCON0 Register 125
ADCON1 Register 125
ADIF bit127
ADRESH Register 125
ADRESL Register 125
Analog Port Pins 47, 49
Associated Registers and Bits131
Calculating Acquisition Time
Configuring Analog Port Pins 129
Configuring the Interrupt 127
Configuring the Module 127
Conversion Clock 129
Conversions130
Converter Characteristics 192
Delays
Effects of a RESET 131
GO/DONE bit
Internal Sampling Switch (Rss) Impedance
Operation During SLEEP
Result Registers
Source Impedance
Time Delays
A/D Conversion Requirements
Absolute Maximum Ratings
ACKSTAT
ADCON0 Register
ADCONI Register
Addressable Universal Synchronous Asynchronous
Receiver Transmitter. See USART.
ADRESH Register
ADRESL Register
Analog-to-Digital Converter. See A/D.
Application Notes
AN552 (Implementing Wake-up on Key Strokes
Using PIC16CXXX)
AN556 (Implementing a Table Read)
ANSSO (Implementing a Table Read)
MPASM Assembler
Asynchronous Reception Associated Registers
•
Asynchronous Transmission
Associated Registers 114
В
Banking, Data Memory 14, 20
Baud Rate Generator
Associated Registers
BCLIF
BF

 RA3:RA0 Port Pins
 39

 Block Diagrams
 56

 A/D
 127

 Analog Input Model
 128, 137

 Baud Rate Generator
 95

 Capture Mode Operation
 63

 Comparator I/O Operating Modes
 134

 Comparator Output
 136

 Comparator Voltage Reference
 140

 Compare Mode Operation
 64

Crystal/Ceramic Resonator Operation (HS, XT
or LP Osc Configuration)
External Clock Input Operation (HS, XT
or LP Osc Configuration) 143
Interrupt Logic 151
MSSP
I <sup>2</sup> C Mode78
MSSP (SPI Mode) 69
On-Chip RESET Circuit 145
PIC16F873A/PIC16F876A Architecture
PIC16F874A/PIC16F877A Architecture7
PORTC
Peripheral Output Override
(RC 0:2, 5:7) Pins
Peripheral Output Override
(RC 3:4) Pins
PORTD (in I/O Port Mode) 46
PORTD and PORTE (Parallel Slave Port) 49
PORTE (In I/O Port Mode) 47
RA4/T0CKI Pin
RA5 Pin
RB3:RB0 Port Pins 42
RC Oscillator Mode 144
Recommended MCLR Circuit 146
Simplified PWM Mode65
Timer0/WDT Prescaler51
Timer2
USART Receive115, 117
USART Transmit 113
Watchdog Timer 153
BOR. See Brown-out Reset.
BRG. See Baud Rate Generator.
BRGH Bit 111
Brown-out Reset (BOR) 141, 145, 146, 147, 148
BOR Status (BOR Bit)
Bus Collision During a Repeated START
Condition
Bus Collision During a START Condition 104
Bus Collision During a STOP Condition 107
Bus Collision Interrupt Flag bit, BCLIF
Bus Collision Timing for Transmit and
Acknowledge 103
-
C
Capture/Compare/PWM (CCP)61

pture/Compare/PWM (CCP)	61
Associated Registers	
Capture, Compare and Timer1	66
PWM and Timer2	67
Capture Mode	63
CCP1IF	
Prescaler	63
CCP Timer Resources	61
Compare	
Special Trigger Output of CCP1	64
Special Trigger Output of CCP2	
Compare Mode	64
Software Interrupt Mode	64
Special Event Trigger	
Interaction of Two CCP Modules (Table)	61
PWM Mode	65
Duty Cycle	65
Example Frequencies/Resolutions (Table) .	66
PWM Period	65
Special Event Trigger and A/D Conversions	64

Block Diagram

Capture/Compare/PWM Requirements	
(CCP1 and CCP2)	84
CCP. See Capture/Compare/PWM.	
CCP1CON	
CCP1CON Register	. 17
CCP2CON	. 19
CCP2CON Register	
CCPR1H Register 17, 19,	
CCPR1L Register 17, 19,	
CCPR2H Register 17,	
CCPR2L Register 17,	
CCPxM0 bit	
CCPxM1 bit	.62
CCPxM2 bit	
CCPxM3 bit	
CCPxX bit	
CCPxY bit	
CLKOUT and I/O Timing Requirements	
CMCON Register	. 18
Code Examples	
Call of a Subroutine in Page 1 from Page 0	
Indirect Addressing	
Initializing PORTA	
Loading the SSPBUF (SSPSR) Register	
Reading Data EEPROM	
Reading FLASH Program Memory	.34
Saving STATUS, W and PCLATH Registers	
Writing to Data EEPROM	
Writing to FLASH Program Memory	.36
Code Protection	
Comparator Module	
Analog Input Connection Considerations	37
Associated Registers	138
Configuration	34
Effects of RESET	
Interrupts	36
Operation	
Operation During SLEEP	37
Outputs	
Reference	
Response Time	35
Comparator Voltage Reference	39
Associated Registers	40
Computed GOTO	.28
Configuration Bits	41
Configuration Word	
Conversion Considerations	
CVRCON Register	
5	

## D

Data EEPROM and FLASH Program Memory

EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
EEDATH Register	31

Data EEPROM Memory	
Associated Registers	37
EEADR Register	31
EEADRH Register	31
EECON1 Register	31
EECON2 Register	
Operation During Code Protect	37
Protection Against Spurious Writes	37
Reading	
Write Complete Flag (EEIF Bit)	31
Writing	33
Data Memory	14
Bank Select (RP1:RP0 Bits)14, 2	20
General Purpose Registers	14
Register File Map15, 1	16
Special Function Registers	17
DC and AC Characteristics Graphs and Tables 19	95
DC Characteristics	77
Development Support 16	35
Device Differences	70
Device Overview	5
Direct Addressing	29

#### Е

EEADR Register	
EEADRH Register	19, 31
EECON1 Register	19, 31
EECON2 Register	
EEDATA Register	19
EEDATH Register	19
Electrical Characteristics	171
Errata	
External Interrupt Input (RB0/INT). See Interrupt S	Sources.
External Reference Signal	135

#### F

Firmware Instructions	
FLASH Program Memory	
Associated Registers	37
EECON1 Register	31
EECON2 Register	31
Reading	
Writing	35
FSR Register	17, 18, 19, 29

### G

## I

I/O Ports I2C Bus Data Requirements I <sup>2</sup> C Bus START/STOP Bits Requirements	190
I2C Mode	
Registers	
I <sup>2</sup> C Mode	
ACK Pulse	
Acknowledge Sequence Timing	102
Baud Rate Generator	95
Bus Collision	
Repeated START Condition	106
START Condition	104
STOP Condition	107
Clock Arbitration	
Effect of a RESET	103

General Call Address Support92	2
Master Mode	2
Operation	
Repeated START Timing98	
Master Mode Reception99	9
Master Mode START Condition97	
Master Mode Transmission99	9
Multi-Master Communication, Bus Collision	
and Arbitration	3
Multi-Master Mode103	
Read/Write Bit Information (R/W Bit)	
Serial Clock (RC3/SCK/SCL)	2
Slave Mode	
Addressing82	
Reception83	
Transmission83	
SLEEP Operation103	3
STOP Condition Timing102	
ICEPIC In-Circuit Emulator	6
ID Locations 141, 155	
In-Circuit Debugger	
Resources	
In-Circuit Serial Programming (ICSP)	
INDF	
INDF Register17, 18, 29	
Indirect Addressing	9
FSR Register14	4
Instruction Format	7
Instruction Set	
ADDLW	
ADDWF	
ANDLW	
ANDWF	
BCF	
BSF	
BTFSC	
BTFSS	Э
CALL	0
CLRF	0
CLRW	0
CLRWDT	
COMF	
DECF	
DECFSZ	
GOTO161	-
INCF	1
INCFSZ161	1
IORLW	1
IORWF	1
MOVF	2
MOVLW	
MOVWF	
NOP	
RETFIE	
RETLW	
RETURN163	
RLF	3
RRF	3
SLEEP	3
SUBLW	
SUBWF	
SUBWI	
XORLW	
XORWF	
Summary Table158	5

INT Interrupt (RB0/INT). See Interrupt Sources.
INTCON
INTCON Register 22
GIE Bit 22
INTE Bit
INTF Bit
PEIE Bit
RBIE Bit
TMR0IE Bit
TMR0IF Bit
Inter-Integrated Circuit. See I <sup>2</sup> C.
Internal Reference Signal 135
Internal Sampling Switch (Rss) Impedance 128
Interrupt Sources141, 151
Interrupt-on-Change (RB7:RB4)42
RB0/INT Pin, External9, 11, 152
TMR0 Overflow 152
USART Receive/Transmit Complete 109
Interrupts
Bus Collision Interrupt 26
Synchronous Serial Port Interrupt 24
Interrupts, Context Saving During 152
Interrupts, Enable Bits
Global Interrupt Enable (GIE Bit)22, 151
Interrupt-on-Change (RB7:RB4) Enable
(RBIE Bit)22, 152
Peripheral Interrupt Enable (PEIE Bit)
RB0/INT Enable (INTE Bit)
TMR0 Overflow Enable (TMR0IE Bit) 22
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)22, 42, 152
(RBIE BIT) 22 42 152
RB0/INT Flag (INTF Bit) 22
RB0/INT Flag (INTF Bit) 22
RB0/INT Flag (INTF Bit)
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156
RB0/INT Flag (INTF Bit)
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         Master Synchronous Serial Port (MSSP).       145, 147, 148
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       See MSSP.
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       145, 147, 148
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       146         MCLR       146
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       140         MCLR       146         MCLR       146         Master Synchronous Serial Port. See MSSP         MCLR       146         MCLR
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       14
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       146         MCLR       146         MCLR       146         MASTER Synchronous Serial Port. See MSSP         MCLR       146         MCLR       146         MCLR       146         MCLR       146         MCLR       146         MCLR       146         MCLR       147         Memory Organization       131         Data Memory       31         Data Memory       31         Data Memory       31         Data Memory       31
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       28         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       14
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       8         See MSSP.       145         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       14         FLASH Program Memory       14         FLASH Program Memory       13         MPLAB C17 and MPLAB C18 C Compilers       165
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       8         See MSSP.       145         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       14         FLASH Program Memory       14         FLASH Program Memory       13         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICD In-Circuit Debugger       167         MPLAB ICE High Performance Universal In-Circuit       167
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       14         FLASH Program Memory       13         MPLAB C17 and MPLAB C18 C Compilers       165
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASter Synchronous Serial Port (MSSP).       8         See MSSP.       145         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       14         FLASH Program Memory       14         FLASH Program Memory       13         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICD In-Circuit Debugger       167         MPLAB ICE High Performance Universal In-Circuit       167
RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       31         Program Memory       31         Program Memory       13         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICD In-Circuit Debugger       167         MPLAB ICE High Performance Universal In-Circuit       167

MSSP	
I <sup>2</sup> C Mode. See I <sup>2</sup> C.	
SPI Mode	69
SPI Mode. See SPI	
MSSP Mode	
SPI Slave Mode	75
MSSP Module	
Clock Stretching	
Clock Synchronization and the CKP Bit	
Control Registers (General)	69
Operation	
Överview	69
SPI Master Mode	74
SSPBUF	74
SSPSR	
Multi-Master Mode	103

### Ν

## 0

On-Line Support	
OPCODE Field Descriptions	
OPTION_REG Register	21
INTEDG Bit	
PS2:PS0 Bits	
PSA Bit	
T0CS Bit	
T0SE Bit	
OSC1/CLKI Pin	
OSC1/CLKIN Pin	
OSC2/CLKOUT Pin	
Oscillator Configuration	· · · ·
HS	
LP	,
RC 1	,
XT	, ,
Oscillator. WDT	
Oscillators	
Capacitor Selection	
Ceramic Resonator Selection	-
Crystal and Ceramic Resonators	
RC	144
Р	
•	
Package Marking Information	
Packaging Information	197

Package Marking Information	
Packaging Information	
Paging, Program Memory	
Parallel Slave Port (PSP)	
Associated Registers	50
Block Diagram	
RE0/RD/AN5 Pin	47, 49
RE1/WR/AN6 Pin	47, 49
RE2/CS/AN7 Pin	47, 49
Select (PSPMODE Bit)	46, 47, 48, 49
Parallel Slave Port Requirements	
(PIC16F874A/877A Only)	
PCL Register	17, 18, 28
PCLATH Register	17, 18, 19, 28
PCON Register	18, 27, 147
BOR Bit	
POR Bit	27
PIC16F87XA Product Identification System	219
PICDEM 1 Low Cost PICmicro	
Demonstration Board	
PICDEM 17 Demonstration Board	

PICDEM 2 Low Cost PIC16CXX	
Demonstration Board	167
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board	168
PICSTART Plus Entry Level	
Development Programmer	
PIE1 Register	
PIE2 Register	
Pinout Descriptions PIC16F873A/PIC16F876A	0
PIR1 Register	
PIR2 Register	
POP	
POR. See Power-on Reset	
PORTA	8 10 19
Associated Registers	
Functions	
PORTA Register	
TRISA Register	
PORTB	
Associated Registers	
Block Diagrams	
RB7:RB4 Port Pins	42
Functions	43
PORTB Register	
RB0/INT Edge Select (INTEDG Bit)	
RB0/INT Pin, External	9, 11, 152
RB7:RB4 Interrupt-on-Change	152
RB7:RB4 Interrupt-on-Change Enable	
(RBIE Bit)	22, 152
RB7:RB4 Interrupt-on-Change Flag	
(RBIF Bit)	22, 42, 152
TRISB Register	
TRISB Register PORTB Register	19
TRISB Register PORTB Register PORTC	
TRISB Register PORTB Register PORTC Associated Registers	
TRISB Register PORTB Register PORTC Associated Registers Functions	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register	9, 11, 19 9, 11, 19 45 45 17, 44
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin RC7/RX/DT Pin	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin RC7/RX/DT Pin TRISC Register	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin RC7/RX/DT Pin TRISC Register PORTD	
TRISB Register PORTB Register	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin RC7/RX/DT Pin TRISC Register PORTD	
TRISB Register PORTB Register	
TRISB Register PORTB Register PORTC Associated Registers Functions PORTC Register RC3/SCK/SCL Pin RC6/TX/CK Pin RC7/RX/DT Pin TRISC Register PORTD Associated Registers Functions Parallel Slave Port (PSP) Function	
TRISB Register	
TRISB Register	
TRISB Register	19 9, 11, 19 45 45 45 17, 44 83 110, 111 110, 111 110, 111 44, 109 44, 109 46 46 46 46 46 46 47, 49 48
TRISB Register	19 9, 11, 19 45 44 44 44 44 44 44 44 46 46 46 46 46 46 46 46 46 46 46 46 46 46 47 44 44 46 46 46 47 44 44 46 46 46 47 44 44 46 46 46 47 46 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 48 47 47 48 47
TRISB Register	19 9, 11, 19 45 45 45 17, 44 83 110, 111 10, 111 44, 109 12, 19, 49 46 46 46 46 46 46 47 48
TRISB Register	19 9, 11, 19 45 46 46 46 46 46 46 46 46 46 47, 44 46 46 46 46 47, 49 47, 48 47, 48 47, 48 48
TRISB Register	19 9, 11, 19 45 45 45 17, 44 83 110 110, 111 44, 109 12, 19, 49 46 46 46 46 46 48 48 48 48
TRISB Register	19 9, 11, 19 45 45 45 45 45 45 45 45 45 45 45 45 45 46 46 46 46 46 46 47 .49 47 .48 48 48 48 48 48 48 48 47
TRISB Register	19
TRISB Register	
TRISB Register	
TRISB Register	19 9, 11, 19 45 45 45 45 45 45 45 45 45 45 45 46 46 46 46 46 46 46 47 .49 48 48 48 48 48 48 48 47 49 47, 49 47, 49 47, 49 47, 49
TRISB Register	19 9, 11, 19 45 45 45 45 45 45 45 45 45 45 45 46 46 46 46 46 46 46 47 .49 48 48 48 48 48 48 48 47 49 47, 49 47, 49 47, 49 47, 49
TRISB Register	$\begin{array}{c} & 19\\ &9, 11, 19\\ &45\\ &45\\ &45\\ &17, 44\\ &83\\ &10\\ &10, 111\\ &44, 109\\ &12, 19, 49\\ &46\\ &$
TRISB Register	$\begin{array}{c} & 19\\ &9, 11, 19\\ &45\\ &45\\ &45\\ &45\\ &45\\ &45\\ &45\\ &46\\$
TRISB Register	$\begin{array}{c} & 19\\ &9, 11, 19\\ &45\\ &45\\ &45\\ &45\\ &45\\ &45\\ &45\\ &46\\$

Power-on Reset (POR)141, 145, 146, 147, 148
Oscillator Start-up Timer (OST) 141, 146
POR Status (POR Bit)
Power Control (PCON) Register
Power-down (PD Bit)
Power-up Timer (PWRT)141, 146
Time-out (TO Bit)
PR2 Register
Prescaler, Timer0
Assignment (PSA Bit)21
Rate Select (PS2:PS0 Bits)21
PRO MATE II Universal Device Programmer
Program Counter
Reset Conditions
Program Memory13
Interrupt Vector13
Paging28
Program Memory Map and Stack
(PIC16F873A/874A)13
Program Memory Map and Stack
(PIC16F876A/877A)13
RESET Vector 13
Program Verification155
Programming Pin (Vpp)8
Programming, Device Instructions
PSP. See Parallel Slave Port
Pulse Width Modulation. See Capture/Compare/PWM, PWM Mode.
PUSH

## R

8
. 10
, 10
. 10
8
. 10
8
, 10
, 10
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
, 11
. 19
. 17

RCSTA Register	17 10
ADDEN Bit	
CREN Bit	
FERR Bit	
OERR Bit	
RX9 Bit	110
RX9D Bit	110
SPEN Bit	
SREN Bit	,
RD0/PSP0 Pin	
RD1/PSP1 Pin	
RD2/PSP2 Pin	
RD3/PSP3 Pin	
RD4/PSP4 Pin	
RD5/PSP5 Pin	12
RD6/PSP6 Pin	
RD7/PSP7 Pin	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
Reader Response	218
Read-Modify-Write Operations	157
Register File	14
Register File Map (PIC16F873A/874A)	16
Register File Map (PIC16F876A/877A)	
Registers	
ADCON0 (A/D Control 0) Register	125
ADCON1 (A/D Control 1) Register	120
CCP1CON/CCP2CON (CCP Control 1 and	
CCP Control 2) Register	
CMCON (Comparator Control) Register	133
CVRCON (Voltage Reference Control)	
Register	139
EECON1 (EEPROM Control) Register	
	32
FSR	
FSR	29
INTCON Register	29 22
INTCON Register OPTION_REG Register	29 22 21, 52
INTCON Register OPTION_REG Register PCON (Power Control) Register	29 22 21, 52 27
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register	29 21, 52 21, 52 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control)	29 22 22 27 27 23 25 25 24 24 26
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1	29 22 21, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode)	29 22 21, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1	29 22 27, 52 27 23 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode)	29 22 27, 52 27 23 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2	29 22 27, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2	29 22 27, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode)	29 22 27, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register	29 22 27, 52 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode)	29 22 27 23 27 23 25 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode)	29 22 27 23 23 25 24 26 24 26 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode)	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register T1CON (Timer1 Control) Register	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register T1CON (Timer1 Control) Register) T2CON (Timer2 Control Register)	
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register T1CON (Timer1 Control) Register T2CON (Timer2 Control Register) TRISE Register	29 22 27 23 25 24 26 24 26 26 24 26 26 20 71 37 80 71 80 71 80 71 81 79 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIR2 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register T1CON (Timer1 Control) Register) T2CON (Timer2 Control Register)	29 22 27 23 25 24 26 24 26 26 24 26 26 20 71 37 80 71 80 71 80 71 81 79 
INTCON Register OPTION_REG Register PCON (Power Control) Register PIE1 (Peripheral Interrupt Enable 1) Register PIE2 (Peripheral Interrupt Enable 2) Register PIR1 (Peripheral Interrupt Request 1) Register PIR2 (Peripheral Interrupt Request 2) Register RCSTA (Receive Status and Control) Register Special Function, Summary SSPCON (MSSP Control) Register1 (I <sup>2</sup> C Mode) SSPCON (MSSP Control) Register1 (SPI Mode) SSPCON2 (MSSP Control) Register2 (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (I <sup>2</sup> C Mode) SSPSTAT (MSSP Status) Register (SPI Mode) SSPSTAT (MSSP Status) Register (SPI Mode) STATUS Register T1CON (Timer1 Control) Register T2CON (Timer2 Control Register) TRISE Register	29 22 27 23 25 24 26 26 24 26 26 26 20 71 70 70 70 20 55 59 48 20 20 20 20 20 20 20 20 20 20 20 20 20

#### Reset Brown-out Reset (BOR). See Brown-out Reset (BOR). Power-on Reset (POR). See Power-on Reset (POR). RESET Conditions for PCON Register ......147 RESET Conditions for Program Counter ......147 RESET Conditions for STATUS Register ......147 WDT Reset. See Watchdog Timer (WDT) RESET, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer, and Brown-out Reset Requirements ......182 S Sales and Support ......219 SCI. See USART SDO ......69 Serial Communication Interface. See USART. Serial Data In, SDI ......69 Serial Data Out, SDO ......69 Serial Peripheral Interface. See SPI. Slave Select Synchronization ......75 Slave Select, SS ......69 SLEEP ...... 141, 145, 154 Software Simulator (MPLAB SIM) ......166 **Special Features Special Function Special Function** Speed, Operating SPI Mode ..... Associated Bus Mode C Effects of a

Т
٦
Т

SSPCON Register ..... 17 

STATUS Register	
C Bit	20
DC Bit	20
IRP Bit	20
PD Bit	20, 145
RP1:RP0 Bits	20
TO Bit	20, 145
Z Bit	20
Synchronous Master Reception	
Associated Registers	121
Synchronous Master Transmission	
Associated Registers	120
Synchronous Serial Port Interrupt	24
Synchronous Slave Reception	
Associated Registers	123
Synchronous Slave Transmission	
Associated Registers	123

#### Т

T1CKPS0 bit	
T1CKPS1 bit	
T1CON	
T1CON Register	
T1OSCEN bit	
T1SYNC bit	55
T2CKPS0 bit	
T2CKPS1 bit	
T2CON Register	17, 19
TAD	
Time-out Sequence	146
Timer0	
Associated Registers	
Clock Source Edge Select (T0SE Bit)	
Clock Source Select (T0CS Bit)	
External Clock	
Interrupt	
Overflow Enable (TMR0IE Bit)	
Overflow Flag (TMR0IF Bit)	
Overflow Interrupt	
Prescaler	
TOCKI	
Timer0 and Timer1 External Clock	
	183
Requirements	
Requirements Timer1	55, 56
Requirements Timer1 Associated Registers	55, 56 58
Requirements Timer1	55, 56 58 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to	55, 56 58 57 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode	55, 56 58 57 57 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation	55, 56 58 57 57 57 56 56
Requirements	55, 56 58 57 57 57 56 56 56 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection	55, 56 58 57 57 56 56 57 57 57
Requirements	55, 56 58 57 57 56 56 56 57 57 58
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers	55, 56 58 57 57 56 56 56 57 57 58
Requirements	55, 56 58 57 57 56 56 56 57 57 58 58
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers	55, 56 58 57 57 56 56 56 57 57 58 58 57
Requirements	55, 56 58 57 57 56 56 56 57 57 58 58 57 57 56
Requirements	55, 56 58 57 57 56 56 57 57 58 58 57 56 57 56
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H	55, 56 57 57 56 56 57 57 57 58 58 57 57 57 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H TMR1L Timer2	55, 56 58 57 57 56 56 57 57 58 58 58 57 56 57 57 57 57 57 57 57 57 56 57 57 57 56 57 57 56 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H TMR1L	55, 56 57 57 56 56 57 57 57 58 58 57 56 57 57 57 57 56 57 57 57 56 57 56 57 56 57 57 56 57 57 57 56 57
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H TMR1L Timer2 Associated Registers	55, 56 58 57 57 56 56 57 57 58 58 58 58 57 56 57 57 57 59 60 60
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H TMR1L Timer2 Associated Registers Output	55, 56 58 57 57 56 56 57 57 57 57 58 58 57 58 57 58 57 58 57 58 57 59 60 60 59 59
Requirements Timer1 Associated Registers Asynchronous Counter Mode Reading and Writing to Counter Operation Operation in Timer Mode Oscillator Capacitor Selection Prescaler Resetting of Timer1 Registers Resetting Timer1 using a CCP Trigger Output Synchronized Counter Mode TMR1H TMR1L Timer2 Associated Registers Output Postscaler	55, 56 58 57 57 56 56 57 57 58 58 57 58 58 57 58 57 59 60 60 59 59

Timi	ng Diagrams103	z
	A/D Conversion	
	Acknowledge Sequence	
	Asynchronous Master Transmission	
	Asynchronous Master Transmission	т
	(Back to Back)	4
	Asynchronous Reception	
	Asynchronous Reception with	0
	Address Byte Frist	0
	Asynchronous Reception with	0
	Address Detect	0
	Baud Rate Generator with Clock Arbitration	
		С
	BRG Reset Due to SDA Arbitration During	_
	START Condition	
	Brown-out Reset	2
	Bus Collision During a Repeated START	
	Condition (Case 1)106	6
	Bus Collision During Repeated START	
	Condition (Case 2)106	6
	Bus Collision During START Condition	
	(SCL = 0)	5
	Bus Collision During START Condition	
	(SDA Only)104	4
	Bus Collision During STOP Condition	
	(Case 1)	7
	Bus Collision During STOP Condition	
	(Case 2)	7
	Capture/Compare/PWM (CCP1 and CCP2)184	4
	CLKOUT and I/O	
	Clock Synchronization	
	First START Bit Timing	7
	l <sup>2</sup> C Bus Data	à
	I <sup>2</sup> C Bus START/STOP Bits	9 0
	I <sup>2</sup> C Master Mode (Reception,	0
	7-bit Address)	4
	<sup>12</sup> C Master Mode (Transmission, 7 or	I
		~
	10-bit Address)	J
	I <sup>2</sup> C Slave Mode Timing (Transmission,	_
	10-bit Address)	(
	I <sup>2</sup> C Slave Mode Timing (Transmission,	_
	7-bit Address)	b
	$I^2C$ Slave Mode Timing SEN = 1 (Reception,	
	10-bit Address)	1
	$I^2C$ Slave Mode Timing with SEN = 0	
	(Reception, 10-bit Address)86	6
	$I^2C$ Slave Mode Timing with SEN = 0	
	(Reception, 7-bit Address)84	4
	I <sup>2</sup> C Slave Mode Timing with SEN = 1	
	(Reception, 7-bit Address)90	0
	Parallel Slave Port (PSP)	
	Read Waveforms50	0
	Write Waveforms50	0
	Parallel Slave Port Timing	
	(PIC16F874A/877A Only)	5
	Power-up Timer	
	Repeat START Condition	8
	RESET	
	Slave Mode General Call Address Sequence	
	(7 or 10-bit Address Mode)	2
	Slave Synchronization	
	Slow Rise Time (MCLR Tied to VDD via	5
	RC Network)	n
	SPI Master Mode (CKE = 0, SMP = 0)	
	SPI Mode Timing (Master Mode)	+
	SFT WOULD THINKING (Slave WOULD WITH $CRE = 0$ )	U

SPI Mode Timing (Slave Mode with CKE = 1)
SPI Slave Mode (CKE = 1) 187
Start-up Timer 182
STOP Condition Receive or Transmit Mode
Synchronous Reception (Master Mode, SREN) 122
Synchronous Transmission
Synchronous Transmission (Through TXEN)
Time-out Sequence on Power-up
(MCLR Not Tied to VDD)
Case 1
Case 2
Time-out Sequence on Power-up (MCLR Tied to
VDD via RC Network)
,
Timer0
Timer1
USART Synchronous Receive (Master/Slave) 191
USART Synchronous Transmission
(Master/Slave) 191
Wake-up from SLEEP via Interrupt 155
Watchdog Timer 182
TMR0 19
TMR0 Register 17
TMR1CS bit
TMR1H
TMR1H Register
TMR1L
TMR1L Register
TMR1ON bit
TMR2
TMR2 Register
TMR22 Register
TMRO Register
TOUTPS0 bit
TOUTPS1 bit
TOUTPS2 bit
TOUTPS3 bit
TRISA Register
TRISB Register
TRISC Register
TRISD Register
TRISE Register
IBF Bit
IBOV Bit
OBF Bit 48
PSPMODE Bit 46, 47, 48, 49
TXREG 19
TXREG Register 17
TXSTA Register
BRGH Bit 109
CSRC Bit
SYNC Bit
TRMT Bit
TX9 Bit
TX9D Bit
TXEN Bit

## U

USART
Address Detect Enable (ADDEN Bit)110
Asynchronous Mode
Asynchronous Receive (9-bit Mode)117
Asynchronous Receive with Address
Detect. SeeAsynchronous
Receive (9-bit Mode)
Asynchronous Receiver
Asynchronous Reception116
Asynchronous Transmitter
Baud Rate Generator (BRG)111
Baud Rate Formula
Baud Rates, Asynchronous Mode
(BRGH = 0)112
Baud Rates, Asynchronous Mode
(BRGH = 1)112
High Baud Rate Select (BRGH Bit)
Sampling
Clock Source Select (CSRC Bit)
Continuous Receive Enable (CREN Bit)110
Framing Error (FERR Bit)
Mode Select (SYNC Bit)
Overrun Error (OERR Bit)110
Receive Data, 9th bit (RX9D Bit)110
Receive Enable, 9-bit (RX9 Bit)
Serial Port Enable (SPEN Bit) 109, 110
Single Receive Enable (SREN Bit)
Synchronous Master Mode
Synchronous Master Reception
Synchronous Master Transmission119
Synchronous Slave Mode122
Synchronous Slave Reception
Synchronous Slave Transmit
Transmit Data, 9th Bit (TX9D)109
Transmit Enable (TXEN Bit)
Transmit Enable, Nine-bit (TX9 Bit)109
Transmit Shift Register Status (TRMT Bit)
USART Synchronous Receive Requirements

## v

VDD Pin9, 12 Vss Pin9, 12
w
Wake-up from SLEEP141, 154
Interrupts147, 148
MCLR Reset
WDT Reset 148
Wake-Up Using Interrupts 154
Watchdog Timer
Register Summary 153
Watchdog Timer (WDT)141, 153
Enable (WDTE Bit) 153
Postscaler. See Postscaler, WDT
Programming Considerations 153
RC Oscillator 153
Time-out Period153
WDT Reset, Normal Operation145, 147, 148
WDT Reset, SLEEP145, 147, 148
WCOL
WCOL Status Flag
WWW, On-Line Support 4

### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

013001

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	: Name	
		FAX: ()
Applic	cation (optional):	FAX: ()
	d you like a reply?YN	
		ure Number: DS39582A
Quest		
1. W	Vhat are the best features of this docur	nent?
2. H	low does this document meet your hard	ware and software development needs?
3. D	To you find the organization of this data	sheet easy to follow? If not, why?
4. W	What additions to the data sheet do you	think would enhance the structure and subject?
_		
5. W	Vhat deletions from the data sheet could	d be made without affecting the overall usefulness?
6. Is	s there any incorrect or misleading infor	mation (what and where)?
7. H	low would you improve this document?	
8. H	low would you improve our software, sy	vstems, and silicon products?
_		

### PIC16F87XA PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X /XX XXX Temperature Package Pattern Range	<ul> <li>Examples:</li> <li>a) PIC16F873A - I/P 301 = Industrial temp., PDIP package, normal VDD limits, QTP pattern #301.</li> <li>b) PIC16LF876A - I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> </ul>
Device	PIC16F87XA <sup>(1)</sup> , PIC16F87XAT <sup>(2)</sup> ; VDD range 4.0V to 5.5V PIC16LF87XA <sup>(1)</sup> , PIC16LF87XAT <sup>(2)</sup> ; VDD range 2.0V to 5.5V	
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
		Note       1: F = CMOS FLASH         LF = Low Power CMOS FLASH         2: T = in tape and reel - SOIC, PLCC,         TQFP packages only.

#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Tel: 630-285-0071 Fax: 630-285-0075 **Dallas** 

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo 2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York 150 Motor Parkway, Suite 202 Hauppauge, NY 11788

Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street

Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599 **China - Fuzhou** 

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China Tel: 86-591-7557563 Fax: 86-591-7557572 **China - Shanghai** Microchip Technology Consulting (Shanghai)

Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tal: 96 21 6275 F700 Fax: 96 214

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 **Hong Kong** Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU

Tel: 44 118 921 5869 Fax: 44-118 921-5820

10/01/01

## PIC16F877A Buy/Sample Options

Resources O <u>Features</u>	Sample	Buy	Part Number	Lead Count		Environmental Friendly	Temperature Grade	Packing Media	Availability	Budgetary Pricing
		<u>Buy</u>	PIC16F877A- E/L	44	PLCC	SnPb	Automotive- 40C to +125C	TUBE	Available	6.07
		<u>Buy</u>	PIC16F877A- E/ML	44	QFN	SnPb	Automotive- 40C to +125C	TUBE	Available	5.93
		<u>Buy</u>	PIC16F877A- E/P	40	PDIP	SnPb	Automotive- 40C to +125C	TUBE	Available	5.15
		<u>Buy</u>	PIC16F877A- E/PT	44	TQFP	SnPb	Automotive- 40C to +125C	TRAY	Available	5.93
			PIC16F877A-I/L	44	PLCC	SnPb	Industrial- 40C to +85C	TUBE	Available	5.51
		<u>Buy</u>	PIC16F877A- I/ML	44	QFN	SnPb	Industrial- 40C to +85C	TUBE	Available	5.40
	Sample	<u>Buy</u>	PIC16F877A- I/P	40	PDIP	SnPb	Industrial- 40C to +85C	TUBE	Available	4.68
	Sample	<u>Buy</u>	PIC16F877A- I/PT	44	TQFP	SnPb	Industrial- 40C to +85C	TRAY	Available	5.40
		<u>Buy</u>	PIC16F877AT- I/L	44	PLCC	SnPb	Industrial- 40C to +85C	T/R	Available	5.67
		<u>Buy</u>	PIC16F877AT- I/ML	44	QFN	SnPb	Industrial- 40C to +85C	T/R	Available	5.65
		<u>Buy</u>	PIC16F877AT- I/PT	44	TQFP	SnPb	Industrial- 40C to +85C	T/R	Available	5.53
		<u>Buy</u>	PIC16LF877A- I/L	44	PLCC	SnPb	Industrial- 40C to +85C	TUBE	Available	5.80
	<u>Sample</u>	<u>Buy</u>	PIC16LF877A- I/ML	44	QFN	SnPb	Industrial- 40C to +85C	TUBE	Available	5.65
	<u>Sample</u>	<u>Buy</u>	PIC16LF877A- I/P	40	PDIP	SnPb	Industrial- 40C to +85C	TUBE	Available	4.92
	<u>Sample</u>	<u>Buy</u>	PIC16LF877A- I/PT	44	TQFP	SnPb	Industrial- 40C to +85C	TRAY	Available	5.65
		<u>Buy</u>	PIC16LF877AT- I/L		PLCC	SnPb	Industrial- 40C to +85C	T/R	Available	5.94
		<u>Buy</u>	PIC16LF877AT- I/PT	44	TQFP	SnPb	Industrial- 40C to +85C	T/R	Available	5.81