TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TA8772AN

PAL / SECAM / NTSC BASE BAND 1H DELAY SYSTEM FOR COLOR TV OR VCR

The TA8772AN has two chips, a bipolar chip and a CCD chip, in a package.

CCD chip consist of two delaylines which operate to delay R-Y and B-Y signal. Bipolar chip operate to control the signals which is processed by CCD stage.

FEATURES

Bipolar stage

CCD stage

- \bullet CCD drive circuit
- \bullet Sample & Hold circuit
- \bullet Input bias circuit
- Synctip clamp circuit (This device's dynamic range bear no relation to change of APL on adopt this circuit)
- Delay time of 1H consist of supply 225fH clock.

TOTAL

• This device can operate by the smallest external parts because of include CCD drive circuit, bias generator circuit and output amplifier for support CCD circuit.

ight: 1.99g (Typ.)

BLOCK DIAGRAM

(Sand Castle Pulse)

TERMINAL FUNCTION

MAXIMUM RATINGS (Ta = 25°C)

Note: When using the device at above Ta = 25°C, decrease the power dissipation by 12.8mW for each increase of 1°C.

RECOMMENDED OPERATING CONDITION

ELECTRICAL CHARACTERISTICS

DC characteristics Bipolar electrical characteristics (Unless otherwise specified, V_{CC} = 9V, Ta = 25°C)

CCD DC electrical characteristics (Unless otherwise specified, V_{DD} = 5V, Ta = 25°C)

AC characteristics Bipolar electrical characteristics (Unless otherwise specified, V_{CC} = 9V, Ta = 25°C)

CCD electrical characteristics (Unless otherwise specified, V_{DD} = 5V, Ta = 25°C)

*: It is necessary that external bais voltage is added to input circuit when sine-wave is inpted. Please control external bias voltage so that input terminal voltage is 0.2V higher than no signal level.

TEST CONDITION

ISHIBA

Note B9: Pin 27 Input Dynamic Range.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 100kHz sin curve signal to pin 27 with, 5.2V bias.
- (3) Observe pin 2 with spectrum analyzer measure input signal amplitude when 3rd harmonic is −40dB against fundamental wave.

Note B10: Pin 26 Linearity

- (1) Pin 7 : Pulse OFF.
- (2) Measure V3a − V3f at condition mentioned in below table.

(3) Calculate followings.

1) Get the slopes. 2) Get the linearitys.

G1 = $100 \times (G_1 - G_2) \div G_2$ $LN2 = 100 \times (G_2 - G_3) \div G_3$ $(V_{3f} - V_{3e}) \div 0.3$ LN3 = 100 × (G₃ – G₁) ÷ _{G1}

Note B11: Pin 27 Linearity.

- (1) Pin 7 : Pulse OFF.
- (2) Measure $V_{2a} V_{2f}$ at condition mentioned in below table.

- (3) Calculate followings.
	- 1) Get the slopes. 2) Get the linearitys.
		- $G_1 = (V_{2b} V_{2a}) \div 0.3$ LN1 = 100 × $(G_1 G_2) \div G_2$ $G_2 = (V_{2d} - V_{2c}) \div 0.3$ LN2 = 100 × $(G_2 - G_3) \div G_3$
		- $G_3 = (V_{2f} V_{2e}) \div 0.3$ LN3 = 100 × $(G_3 G_1) \div G_1$
- Note B12: Pin 2 Output Level.
	- (1) Pin 7 : Pulse OFF.
	- (2) Apply 100kHz, 0.8Vp-p, sine signal to pin 27 with, 5.2V bias.
	- (3) Measure the output level of pin 2.
- Note B13: Pin 3 Output Level.
	- (1) Pin 7 : Pulse OFF.
	- (2) Apply 100kHz, $0.8V_{p-p}$, sine signal to pin 26 with, 5.2V bias.
	- (3) Measure the output level of pin 3.
- Note B14: Pin 2 Pulse Ins. Level.
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Observe pin 2, Measure amplitude of pulse.
- Note B15: Pin 3 Pulse Ins. Level.
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Observe pin 3, Measure amplitude of pulse.
- Note B16: RP Pulse Delay Time.
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Observe pin 7 and 3, Measure the period from leading at edge at pin 7 to trailing edge at pin 3.
- Note B17: L.P.F. $f_0(1)$
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Apply 2.0V to pin 8.
	- (3) Apply 4.5V to pin 28.
	- (4) Pin 24 : OPEN.
	- (5) Apply 9.0V to pin 25.
	- (6) Input $0.8V_{p-p}$ sin wave signal to pin 23, Measure frequency response at pin 29. Note: Get the frequency when amplitude is −3dB against amplitude at 100kHz.

IOSHIBA

- Note B18: L.P.F. f_0 (2)
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Apply 4.5V to pin 1.
	- (3) Apply 2.0V to pin 4.
	- (4) Pin 24 : OPEN.
	- (5) Apply 9.0V to pin 25.
	- (6) Input $0.8V_{p-p}$ sin wave signal to pin 23, Measure frequency response at pin 30. Note: Get the frequency when amplitude is −3dB against amplitude at 100kHz.
- Note B19: $TRAPf₀$ (1)
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Apply 2.0V to pin 8.
	- (3) Apply 4.5V to pin 28.
	- (4) Pin 24 : OPEN.
	- (5) Apply 9.0V to pin 25.
	- (6) Input $0.8V_{p-p}$ sin wave signal to pin 23, Measure frequency response at pin 29. Note: Get the frequency at the TRAP.
- Note B20: TRAP f_0 (2)
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Apply 4.5V to pin 1.
	- (3) Apply 2.0V to pin 4.
	- (4) Pin 24 : OPEN.
	- (5) Apply 9.0V to pin 25.
	- (6) Input $0.8V_{p-p}$ sin wave signal to pin 22, Measure frequency response at pin 30. Note: Get the frequency at the TRAP.

Note B21: TRAP Attenuation Value (1).

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 2.0V to pin 8.
- (3) Apply 4.5V to pin 28.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input $0.8V_{p-p}$ sin wave signal to pin 23, Measure frequency response at pin 29. Note: Get the level at 3.54MHz against level at 100kHz.
- Note B22: TRAP Attenuation (2)
	- (1) Pin 7 : Input Sand Castle Pulse.
	- (2) Apply 4.5V to pin 1.
	- (3) Apply 2.0V to pin 4.
	- (4) Pin 24 : OPEN.
	- (5) Apply 9.0V to pin 25.
	- (6) Input $0.8V_{p-p}$ sin wave signal to pin 22, Measure frequency response at pin 30. Note: Get the level at 3.54MHz against level at 100kHz.
- Note B23: Pin 22 Impedance.
	- (1) Apply 4.6V to pin 22.
	- (2) Measure the current that flows into pin 22. (I_{22a})
	- (3) Apply 5.0V to pin 22.
	- (4) Measure the current that flows into pin 22. (I_{22b})
	- (5) Calculate impedance. $400 / (I_{22b} I_{22a})$
- Note B24: Pin 23 Impedance.
	- (1) Apply 4.6V to pin 23.
	- (2) Measure the current that flows into pin 23. (I_{23a})
	- (3) Apply 5.0V to pin 23.
	- (4) Measure the current that flows into pin $23. (I_{23b})$
	- (5) Calculate impedance. $400 / (I_{23b} I_{23a})$
- Note B25: SW₁ Threshold Voltage.
	- (1) Pin 7 : Pulse OFF.
		- (2) Pin 25 : OPEN.
	- (3) Input 100kHz, 0.8Vp-p, sine wave to pin 26 with, 5.2V bias.
	- (4) Connect external voltage supply to pin 24 observe pin 29 with changing supply voltage, Measure the voltage of when output level is changed supply voltage to pin 24.
- Note B26: SW₂ Threshold Voltage.
	- (1) Pin 7 : Pulse OFF.
	- (2) Pin 24 : OPEN.
	- (3) Input 100kHz, 0.8Vp-p, sine wave to pin 23.
	- (4) Apply 4.5V to pin 28.
	- (5) Apply 4.5V to pin 8.
	- (6) Connect external voltage supply to pin 25 observe pin 29 with changing supply voltage, Measure the voltage of when the signal appear at pin 29.
- Note B27: VCO Free-run Frequency.
	- (1) Pin 7 : Pulse OFF.
	- (2) Measure the frequency of output signal at pin 10.
- Note B28: VCO Max. Frequency.
	- (1) Pin 7 : Pulse OFF.
	- (2) Apply 3.0V to pin 9.
	- (3) Measure the frequency of output signal at pin 10.
- Note B29: VCO Min. Frequency.
	- (1) Pin 7 : Pulse OFF.
	- (2) Apply 3.0V to pin 9.
	- (3) Measure the frequency of output signal at pin 10.
- Note B30: Frequency Control Sensitivity.
	- (1) Pin 7 : Pulse OFF.
	- (2) Apply 4.2V to pin 9. (f_{10a})
	- (3) Measure the frequency of output signal at pin 10.
	- (4) Apply 4.8V to pin 9. (f_{10b})
	- (5) Measure the frequency of output signal at pin 10.
	- (6) Calculate frequency control sensitivity. $(f_{10b} f_{10a})/0.6$
- Note B31: APC Pull-in Range (+)
	- (1) Input 0.3V, 15.734kHz, 10µs pulse to pin 7.
	- (2) Observe pin 9 contain AFC is locked.
	- (3) Increase input frequency due to unlock APC. Then decrease input frequency measure the input frequency when APC is locked again. (f_{7a})
	- (4) Calculate pull-in frequency. $(f_{7a} 15.734kHz)$
- Note B32: APC Pull-in Range (−)
	- (1) Input 0.3V, 15.734kHz, 10µs pulse to pin 7.
	- (2) Observe pin 9 contain AFC is locked.
	- (3) Increase input frequency due to unlock APC. Then decrease input frequency measure the input frequency when APC is locked again. $(f7_b)$
	- (4) Calculate pull-in frequency. $(f7_b 15.734kHz)$
- Note B33: VCO Output Level.
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Measure amplitude of output signal at pin 10.

- Note B34: AGC Max. Gain.
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Pin 24 : OPEN.
	- (3) Apply 9.0V to pin 25.
	- (4) Apply 2.0V to pin 8.
	- (5) Input 100kHz, sine wave signal, which is synchronized with fH, to pin 23.
	- (6) Observe pin 29, Measure input signal amplitude. At pin 23 when output signal amplitude is 0.8Vp-p at pin 29. (V_{23a})
	- (7) Calculate gain. $G = 20\log(0.8 / V_{23a})$
- Note B35: AGC Min. Gain.
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Pin 24 : OPEN.
	- (3) Apply 9.0V to pin 25.
	- (4) Apply 7.0V to pin 8.
	- (5) Input 100kHz, sine wave signal, which is synchronized with fH, to pin 23.
	- (6) Observe pin 29, Measure input signal amplitude. At pin 23 when output signal amplitude is 0.8Vp-p at pin 29. (V23b)
	- (7) Calculate gain. $G = 20\log(0.8 / V_{23b})$
- Note B36: AGC Knee Level (+)
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Apply 9.0V to pin 24.
	- (3) Apply 9.0V to pin 25.
	- (4) Input 100kHz, sine wave signal, which is synchronized with fH, to pin 26.
	- (5) Connect pin 3 to pin 23 via amplifier.
	- (6) Set the input level at pin 23 is $0.8V_{p-p}$ by adjusting gain of amplifier.
	- (7) Measure output signal at pin 29. (V_{29})
	- (8) Measure input signal amplitude at pin 23 when the output signal amplitude at pin 29 is 0.5dB bigger than V_{29} with adjusting gain of amplifier. (V_{23a})
	- (9) Calculate knee level. $20\log$ (V_{23a} / 0.8)
- Note B37: AGC Knee Level (−)
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Apply 9.0V to pin 24.
	- (3) Apply 9.0V to pin 25.
	- (4) Input 100kHz, sine wave signal, which is synchronized with fH, to pin 26.
	- (5) Connect pin 3 to pin 23 via amplifier.
	- (6) Set the input level at pin 23 is $0.8V_{p-p}$ by adjusting gain of amplifier.
	- (7) Measure output signal at pin 29. $(V₂₉)$
	- (8) Measure input signal amplitude at pin 23 when the output signal amplitude at pin 29 is -0.5 dB bigger than V₂₉ with adjusting gain of amplifier. (V_{23b})
	- (9) Calculate knee level. $20\log$ (V_{23b} / 0.8)
- Note B38: Clamp Det (+)
	- (1) Pin 7 : GP Pulse ON.
	- (2) Apply 2.0V to pin 8.
	- (3) Apply 9.0V to pin 25.
	- (4) Pin 24 : OPEN.
	- (5) Apply 4.5V to pin 23.
	- (6) Measure voltage at pin 29. (V_{29})
	- (7) Apply 5.0V to pin 23.
	- (8) Measure voltage at pin 29. (V_{29a})
	- (9) Calculate voltage change. $(V_{29a} V_{29})$

21 I 37 A

- Note B39: Clamp Det (−)
	- (1) Pin 7 : GP Pulse ON.
	- (2) Apply 2.0V to pin 8.
	- (3) Apply 9.0V to pin 25.
	- (4) Pin 24 : OPEN.
	- (5) Apply 4.5V to pin 23.
	- (6) Measure voltage at pin 29. $(V₂₉)$
	- (7) Apply 4.0V to pin 23.
	- (8) Measure voltage at pin 29. (V_{29b})
	- (9) Calculate voltage change. $(V_{29b} V_{29})$
- Note B40: HP Pulse Threshold Voltage.
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Decrease H.BLK level until disappear normal pulse at pin 3. Then, Increase H.BLK level. Measure H.BLK level when normal pulse appear at pin 3.
- Note B41: GP Pulse Threshold Voltage.
	- (1) Input Sand Castle Pulse to pin 7.
	- (2) Decrease Gate-Pulse level until voltage at pin 26 isn't clamped to 5.2V, Then increase Gate-Pulse level. Measure Gate-Pulse level when voltage at pin 26 is clamped to 5.2V.
- Note C1: Power Supply Current.
	- (1) Input $f = 225fH$, Lev = $0.3Vp-p$ signal to pin 11.
	- (2) Pin 13 and 15 are no input. $(S_1, S_2 = b)$
	- (3) After 20s from (1), Measure the current from power supply.
- Note C2: Pin 11~20 Terminal Voltage.
	- (1) Input $f = 225fH$, Lev = $0.3Vp-p$ signal to pin 11.
	- (2) Pin 13 and 15 are no input. $(S_1, S_2 = b)$
	- (3) Measure the voltage at each pin.
- Note C3: Input-Output Gain.
	- (1) Input $f = 225f_H$, Lev = $0.3V_{p-p}$ signal to pin 11.
	- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
	- (3) Input $f = 15kHz$, Lev = $0.3V_{p-p}$ signal to pin 13 and 15. (S₁, S₂ = c) (V_{IN})
	- (4) Measure output signal amplitude at pin 16 and 19. (V_{OUT})
	- (5) Calculate gain.
		- G_1 (G_2) = 20 \log (VOUT / V_{IN}) [dB]
- Note C4: Frequency Response
	- (1) Input $f = 225f_H$, Lev = $0.3V_p$ -p signal to pin 11.
	- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
	- (3) Input $f = 1.17$ MHz, Lev = $0.3V_{p-p}$ signal to pin 13 and 15. (S₁, S₂ = c) (V_{IN})
	- (4) Measure output signal amplitude at pin 16 and 19. (V_{OUT})
	- (5) Calculate gain.
		- $G = 20 \log (V_{\text{OUT}} / V_{\text{IN}})$ [dB]
		- Calculate frequency response.

 f_{ch1} (f_{ch2}) = G₁ (G₂) –G [dB]

Note C5: Output Impedance.

- (1) Input $f = 225f_H$, Lev = $0.3V_{p-p}$ signal to pin 11.
- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
- (3) Input $f = 15kHz$, Lev = $0.3V_{p-p}$ signal to pin 13 and 15. (S₁, S₂ = c)
- (4) Measure output level (15KHz component) at pin 16 and 19. (V_{outa})
- (5) Measure output level $(15KHz$ component) with load at pin 16 and 19. (V_{out})
- (6) Calculate output impedance.

$$
Z_{01} (Z_{02}) = (10 \frac{V_{\text{outa}} - V_{\text{outb}}}{20} - 1) \times 300 [\Omega]
$$

- Note C6: Linearity
	- (1) Input $f = 225fH$, Lev = $0.3Vp-p$ signal to pin 11.
	- (2) Input 4 step signal to pin 13 and 15. $(S_1, S_2 = c)$

<Input Signal>

- (3) Measure output signal (R, A, B, C) amplitude at pin 16 and 19.
- (4) Calculate linearity

$$
V_{rpl1} (V_{rpl2}) = \frac{R}{A} \times 100 [\%] \qquad V_{HL1} (V_{HL2}) = \frac{C}{A} \times 100 [\%]
$$

$$
V_{LL1} (V_{LL2}) = \frac{B}{A} \times 100 [\%]
$$

Note C7: Clock Leak

- (1) Input $f = 225fH$, Lev = $0.3Vp-p$ signal to pin 11.
- (2) Pin 13 and 15 are no input. $(S_1, S_2 = b)$
(3) Measure clock level $(225f_H$ component)
- Measure clock level (225fH component) with spectrum analyzer at pin 11. (V_{in} [dB])
- (4) Measure clock level (225fH component) with spectrum analyzer at pin 16 and 19. (Vout [dB])
- (6) Measure clock leak.

$$
\text{CLOCK LEAK (Lclk1 / Lclk2)} = 10 \frac{\text{V}_{\text{out}} - \text{V}_{\text{in}}}{20} \times 300 \times \frac{1}{2\sqrt{2}} \text{[mV}_{\text{rms}}]
$$

TEST CIRCUIT

ATTENTION FOR HANDLING

The input and output terminal is high impedance when this IC is not mounted. So, It is necessary that you must protect it from external electronical stress.

PACKAGE DIMENSIONS

Weight: 1.99g (Typ.)

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.