


TV EAST/WEST CORRECTION CIRCUIT

FEATURES SUMMARY


- LOW DISSIPATION
- SQUARE GENERATOR FOR PARABOLIC CURRENT
- EXTERNAL KEYSTONE ADJUSTMENT (symmetry of the parabola)
- INPUT FOR DYNAMIC FIELD CORRECTION (beam current change)
- STATIC PICTURE WIDTH ADJUSTMENT
- PULSE-WIDTH MODULATOR
- FINAL STAGE D-CLASS WITH ENERGY REDELIVERY
- PARASITIC PARABOLA SUPPRESSION, DURING FLYBACK TIME OF THE VERTICAL SAWTOOTH



DESCRIPTION

The TDA4950 is a monolithic integrated circuit in a 8 pin minidip plastic package designed for use in the east-west pin-cushion correction by driving a diode modulator in TV and monitor applications.

Figure 2. Pin Connections



REV. 2

May 2004 1/10

Figure 3. Block Diagram




Table 1. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _S	Supply Voltage at Pin 2	35	V
Is	Supply Current	500	mA
P _{TOT}	Power Dissipation at T _{amb} = 70°C	800	mW
T _{STG} , T _j	Storage and Junction Temperature	- 25, + 150	°C

Table 2. Thermal Data

Symbol	Parameter	Value	Unit
R _{th (j-a)}	Thermal Resistance Junction-ambient Max	100	°C/W
R _{th (j-C)}	Thermal Resistance Junction-pin (4) Max.	70	°C/W

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		17	24	30	V
Is	Supply Current			4.5	7	mA
V _{REF}	Internal Reference Voltage		7.6	8.0	8.8	V
-I _{REF}	Internal Reference Current	V _{ref} /R3		0.73		mA
V _{7(A)}	Pin 7 Output Voltage	I _{fr} = 0 μA, see Figure 5	15.3	16.0	16.7	V
V _{7(B)}	Pin 7 Output Voltage	I _{fr} = 30 μA, see Figure 5		15		V
K ₁	Parabola Coefficient	$K_1 = \frac{\frac{V_{7}A^{-}V_{7}B}{V_{7}A^{-}V_{7}C}}{\text{, see Figure 5}}$		0.28		
K ₂	Parabola Coefficient	$K_2 = \frac{\frac{V_{7A} - V_{7C}}{V_{7A} - V_{7D}}}{V_{7A} - V_{7D}}$, see Figure 5		0.71		
∆V ₇ (*)		$\Delta V_7 = V_{7E} - V_{7F}$, see Figure 5	- 40		40	mV
I ₈	Current Source	$S1 \rightarrow b$		100		μΑ
VSATL	Saturation Voltage	$I_0 = 400 \text{ mA Sink S2} \rightarrow \text{b}$		1	2	V
V _{SATH}	Saturation Voltage	I_0 = 100 mA Source S2 \rightarrow c S1 \rightarrow b		0.8	1.5	V
V _F	Forward Voltage	$I_0 = 400 \text{ mA S2} \rightarrow \text{d S1} \rightarrow \text{b}$		1.2	1.7	V
I _{FR}	Frame Sawtooth Current	V _{fr} = 6.6 V _{PP}		66		μΑ

Figure 4. Test Circuit





Figure 5. Parabola Characteristics



CIRCUIT OPERATION

(see the shematic diagram)

A differential amplifier OP1 is driven by a vertical frequency sawtooth current of \pm 33µA which is produced via anexternal resistor fromthe sawtooth voltage. The non-inverting input of this amplifier is connected with a reference voltage corresponding to the DC level of the sawtooth voltage. This DC voltage should be adjustable for the keystone correction. The rectified output current of this amplifier drives the parabola network which provides a parabolic output current. This output current produces the corresponding voltage due to the voltage drop across the external resistor at pin 7.

If the input is overmodulated (> $40\mu A$) the internal current is limited to $40\mu A$. This limitation can be

used for suppressing the parasitic parabolic current generated during the flyback time of the frame sawtooth.

A comparator OP2 is driven by the parabolic current. The second input of the comparator is connected with a horizontal frequency sawtooth voltage the DC level of which can be changed by the external circuitry for the adjustment of the picture width.

The horizontal frequency pulse-width modulated output signal drives the final stage. It consists of a class D push-pull output amplifier that drives, via an external inductor, the diode modulator.




Figure 6. Application Circuit with Keystone Correction




Figure 7. P.C. Board and Component Layout of the Circuit of Figure 6

PART NUMBERING

Table 4. Order Codes


Part Number	Package	Temperature Range
TDA4950	POWERDIP8	0 to 70°C

PACKAGE MECHANICAL

Table 5. POWERDIP8 - Mechanical Data

Symbol	millimeters			inches		
	Min	Тур	Max	Min	Тур	Max
А		3.3			0.130	
a1	0.7			0.020		
В	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
е		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			7.1			0.280
I			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063

Figure 8. POWERDIP8 - Package Dimensions



Note: Drawing is not to scale

REVISION HISTORY

Table 6. Revision History

Date	Revision	Description of Changes
October -1998	1	First Issue
14-May-2004	2	Stylesheet update. No content change.

A7/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com