TDA4950

TV EAST/WEST CORRECTION CIRCUIT

FEATURES SUMMARY

- LOW DISSIPATION
- SQUARE GENERATOR FOR PARABOLIC CURRENT
- EXTERNAL KEYSTONE ADJUSTMENT (symmetry of the parabola)
- INPUT FOR DYNAMIC FIELD CORRECTION (beam current change)
- STATIC PICTURE WIDTH ADJUSTMENT
- PULSE-WIDTH MODULATOR
- FINAL STAGE D-CLASS WITH ENERGY REDELIVERY
- PARASITIC PARABOLA SUPPRESSION, DURING FLYBACK TIME OF THE VERTICAL SAWTOOTH

Figure 1. Package



POWERDIP8
(Plastic Package)

DESCRIPTION

The TDA4950 is a monolithic integrated circuit in a 8 pin minidip plastic package designed for use in the east-west pin-cushion correction by driving a diode modulator in TV and monitor applications.

Figure 2. Pin Connections



Figure 3. Block Diagram



Table 1. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_S	Supply Voltage at Pin 2	35	V
I_S	Supply Current	500	mA
P_{TOT}	Power Dissipation at T_{amb} = 70°C	800	mW
T_{STG} , T_j	Storage and Junction Temperature	– 25, + 150	°C

Table 2. Thermal Data

Symbol	Parameter	Value	Unit
$R_{th\ (j\text{-}a)}$	Thermal Resistance Junction-ambient Max	100	°C/W
$R_{th\ (j\text{-}C)}$	Thermal Resistance Junction-pin (4) Max.	70	°C/W

Table 3. ELECTRICAL CHARACTERISTICS
(T_{amb} = 25°C V_S = 26 V, V_{fr} = 0, S1 and S2 in "a" position, refer to test circuit unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_S	Supply Voltage		17	24	30	V
I_S	Supply Current			4.5	7	mA
V_{REF}	Internal Reference Voltage		7.6	8.0	8.8	V
$-I_{REF}$	Internal Reference Current	$V_{ref}/R3$		0.73		mA
$V_{7(A)}$	Pin 7 Output Voltage	I_{fr} = 0 µA, see Figure 5	15.3	16.0	16.7	V
$V_{7(B)}$	Pin 7 Output Voltage	I_{fr} = 30 µA, see Figure 5		15		V
K_1	Parabola Coefficient	$K_1 = \frac{V_{7A} - V_{7B}}{V_{7A} - V_{7C}}$, see Figure 5		0.28		
K_2	Parabola Coefficient	$K_2 = \frac{V_{7A} - V_{7C}}{V_{7A} - V_{7D}}$, see Figure 5		0.71		
ΔV_7 (*)		$\Delta V_7 = V_{7E} - V_{7F}$, see Figure 5	– 40		40	mV
I_8	Current Source	S1 → b		100		µA
V_{SATL}	Saturation Voltage	I_o = 400 mA Sink S2 → b		1	2	V
V_{SATH}	Saturation Voltage	I_o = 100 mA Source S2 → c S1 → b		0.8	1.5	V
V_F	Forward Voltage	I_o = 400 mA S2 → d S1 → b		1.2	1.7	V
I_{FR}	Frame Sawtooth Current	V_{fr} = 6.6 V_{PP}		66		µA

Figure 4. Test Circuit



Figure 5. Parabola Characteristics



CIRCUIT OPERATION

(see the shematic diagram)

A differential amplifier OP1 is driven by a vertical frequency sawtooth current of ± 33µA which is produced via anexternal resistor fromthe sawtooth voltage. The non-inverting input of this amplifier is connected with a reference voltage corresponding to the DC level of the sawtooth voltage. This DC voltage should be adjustable for the keystone correction. The rectified output current of this amplifier drives the parabola network which provides a parabolic output current. This output current produces the corresponding voltage due to the voltage drop across the external resistor at pin 7.

If the input is overmodulated (> 40µA) the internal current is limited to 40µA. This limitation can be used for suppressing the parasitic parabolic current generated during the flyback time of the frame sawtooth.

A comparator OP2 is driven by the parabolic current. The second input of the comparator is connected with a horizontal frequency sawtooth voltage the DC level of which can be changed by the external circuitry for the adjustment of the picture width.

The horizontal frequency pulse-width modulated output signal drives the final stage. It consists of a class D push-pull output amplifier that drives, via an external inductor, the diode modulator.

Figure 6. Application Circuit with Keystone Correction



Figure 7. P.C. Board and Component Layout of the Circuit of Figure 6



PART NUMBERING

Table 4. Order Codes

Part Number	Package	Temperature Range
TDA4950	POWERDIP8	0 to 70°C

PACKAGE MECHANICAL

Table 5. POWERDIP8 - Mechanical Data

Symbol	millimeters			inches		
	Min	Typ	Max	Min	Typ	Max
A		3.3			0.130	
a1	0.7			0.020		
B	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			7.1			0.280
I			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063

Figure 8. POWERDIP8 - Package Dimensions



Note: Drawing is not to scale

REVISION HISTORY

Table 6. Revision History

Date	Revision	Description of Changes
October -1998	1	First Issue
14-May-2004	2	Stylesheet update. No content change.