Timing Processor (LINE, FRAME, SMPS) for TV Sets

General Description

This integrated circuit uses I²L bipolar technology and combines analog signal processing with digital processing. Timing signals are obtained from a Voltage-Controlled Oscillator (VCO) operating at 500 kHz by means of a cheap ceramic resonator.

A chain of dividers and appropriate logic functions are producing very accurately defined sampling pulses and the necessary timing signals. This avoids the frequency adjustment normally required with line and frame oscillators.

Features

- 500 kHz VCO and appropriate logic avoids adjustment of timing pulses
- Identical line and Switch Mode Power Supply (SMPS) frequency avoids visible interference on screen
- Multistandard capability by automatic 50/60 Hz identification
- Low power dissipation by controlling a frame thyristor (or class D output transistor stage)
- Video identification circuit
- Super sandcastle

Case: DIP 28




Figure 1. Block diagram

Rev. A1: 28.07.1995

■ 8920096 0014358 084 **■**

1 (9)

Absolute Maximum Ratings

 $T_{amb} = 25$ °C, unless otherwise specified.

Parameter		Symbol	Value	Unit
Supply voltage	Pin 8	V _S	14	V
AGC current	Pin 20	I ₂₀	5	mA
Video identification current	Pin 24	I ₂₄	10	mA
Line retrace current Line output current	Pin 12 Pin 10	$\begin{array}{c} \pm I_{12} \\ +I_{10} \\ -I_{10} \end{array}$	10 40 10	mA
Frame sawtooth generator	Pin 3	I _S	20	mA
Frame output current	Pin 4	I ₄	100	mA
SMPS output current	Pin 7	± I ₇	50	mA
Safety input current	Pin 28	I ₂₈	5	mA
Safety input voltage	Pin 28	V ₂₈	V _{CC}	
Ambient temperature range		T _{amb}	0 to +70	°C
Storage temperature range		T _{stg}	-25 to +150	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R_{thJA}	55	K/W

Electrical Characteristics

 $V_S = V_{CC} = 12 \text{ V}, T_{amb} = 25 ^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max	Unit
Supply current	Frame, line and SMPS output without load Pin 8	I_S		60	80	mA
Sync. separator	Pins 26	and 27				
Positive video input signal, ac coupled	Source impedance Pin 27 ≤ 200 Ω	V ₂₇	0.2	1.8	3	V _{pp}
Negative clamping current during sync. pulse		-I ₂₇	25	40	55	μА
Clamping current, continuously		I ₂₇	3	5	9	μΑ
Slicing level decoupling	Negative current Pin 26	-I ₂₆		640	1000	μΑ
50 % of sync. amplitude	Positive current	I ₂₆	12	25	36	μΑ
Pulse for keyed AGC	Pin 20					
Output current		I_0			5	mA
Output separation voltage	$I_0 = 5 \text{ mA}$	V_0			0.4	V
Delay time from the key puls middle of the sync. pulse	se leading edge to the	t _{d1}		3.4		μs
Delay time from the middle pulse trailing	of the sync. pulse to the key	t _{d2}		4.8		μs

2 (9)

: **3**920096 0014359 T10

Rev. A1: 28.07.1995

TELEFUNKEN Semiconductors

TEA2029CV

Parmxeters	Test Conditions /			Min	Тур	Max.	Unit
Voltage control oscillator,		Pin 17, 1	18, 19				
$V_S = V_{CC} = 11 \text{ V to } 13 \text{ V}$	Ceramic resonator ty	pe: CSB	503 B				
Operating voltage		Pin 8	V_{S}	5		13.2	V
Frequency control range	Low-end		f_{low}		15.3		kHz
after H. divider	High-end		$\mathbf{f_{high}}$		16.1		
Control current		Pin 22	$\pm I_{22}$			10	μΑ
Phase detector Ø ₁		Pin 22					
Output current	Low loop gain		$\pm I_0$	0.35	0.5	0.65	mA
	High loop gain			1	1.5	2	
Ratio of charging and			I_{ch}/I_{dis}		1	<u> </u>	
discharging current							
Transfer gain	Low loop gain		G_{TL}		1.2		kHz/μs
	High loop gain		G_{TH}		3.6		
Window pulse width (only in low loop gain, vide	o identif, is "ON")		tØ1		10		μs
Delay time between middle		mpar-	t _d		0		μs
ison edge			-0	}			"
VCR and STAND-BY swit	ching input	Pin 23				•	<u> </u>
Threshold voltage VCR (VC			V _T	1.6	2.1	2.6	V
below this value)	321 3 W 1002 13 EE 31 V PO						
Threshold voltage STAND-	BY		V_{T}	3.2	4	4.8	v
(STAND-BY switch is in O		level)			•		
Input current			-I ₁	0.030		1	mA
Video identification, see fig	gure 2	Pins 24		<u> </u>			······································
Input current	<u> </u>	Pin 24	Ι _τ			10	mA
Output saturation voltage	$I_I = 5 \text{ mA}$, no video		V _{Osat}			0.6	V
Output voltage	f = 60 Hz,	Pin 24	V_0	5.5	6	7.5	V
Calput Voltage	$I_{i(Video)} = 2.5 \text{ mA}$	1	'0	1		,	
Input current	f = 50 Hz	Pin 24	I _I			10	μΑ
Output current,	1 33111	Pin 25	I _{ch}	0.5	0.75	1	mA
charging the capacitor		1 III 25	-011	0.5	0.75	-	
Ratio between the charg-		Pin 25	I _{ch} /I _{dis}	1.7		4.0	
ing and discharging current			-cip-dis				
Identification sampling		Pin 25	t ₂₅	1.3		2.2	μs
time			25				'
Threshold voltage		Pin 25					
3	lower to higher valu	ie	V_{T}	4	4.5	5	V
	(low means no vide	0)	_				
Hysteresis voltage		Pin 25	V _{hyst}		350		mV
H. ramp generator, see fig	ure 3	Pin 13					
Saw-tooth amplitude	peak to peak		v	3	3.5	4	V
synchronized state							
Charge current			I_{ch}	185	200	215	μА
Saw-tooth base voltage			V _{min}			0.5	v
Discharging time			t _{dis}			4	μs
Delay time between \emptyset_2 com	paring edge and leading	ng	t _d	 	1.95	1	μs
edge of discharging pulse	P-mg vogo and rotton	- o	~ u				

Rev. A1: 28.07.1995

: 🖿 8920096 0014360 732 🖿

3 (9)

TEA2029CV

TELEFUNKEN Semiconductors

Parameters	Test Conditions / Pins	Symbol	Min.	Тур	Max.	Unit
Super sandcastle, SSC	Pin 11					
Output current		I ₁₁	-10		+ 10	mA
Output voltage levels;	$I_{11} = 5 \text{ mA}$					
Burst key pulse		V_{Burst}	9			\mathbf{v}
Horizontal blank pulse		V_{HB}	4	4.5	5	
Frame blank pulse	I ₁₁ = 5mA frame out of function	V_{VB}	2	2.5	3	V
Delay time between middle of leading edge of burst key pul		t _d	2.3		3	μs
Duration of burst key pulse			3.7	4	5	μs
Delay time	between SSC cutting level at pin 12 and line blank pulse	t _d			0.5	μs
Frame retrace blanking duration				24		lines
Line retrace input	Pin 12	······································			· · · · · · · · · · · · · · · · · · ·	
First threshold for blanking		V _b	11		12	V
Second threshold for \emptyset_2		V _{Ø2}	-1	1.3	2.3	V
Input currents:	V ₁₂ =12 V	I ₁₂		550		μА
	$V_{12} = 5 V$			200		μA
	$V_{12} = 0 V$			-50		$\mu \mathbf{A}$
	$V_{12} = 1 V$		-2	-1		mA
Operating input voltage		-V ₁₂			1	V
Phase detector Ø2,	Pin 16					
Charging current		I _{ch}	0.4	0.6	0.8	mA
Ratio of charging and discharging current		I _{ch} /I _{dis}		1		
Delay time between the comp f_0 (VCO) = 500 kHz	paring edges of \emptyset_1 and \emptyset_2	t _d	1.5	2	2.8	μs
Input current of internal error	amplifier for \emptyset_2 phase	I ₁₆			3	μA
Time difference between θ_2 of line retrace (without extended)		Δt		0		μs
Horizontal output (Open co					l	
	$I_0 = 20 \text{ mA}$	V ₀			1	v
Output current	<u> </u>	I _O			40	mA
Output pulse duration	$f_0 = 500 \text{ kHz}$	1	24	26	28	
\emptyset_2 phase range	without external phase	t _p				μs
	shift	tø .	14	16	19	μs
Frame logic						
Free running period video identification = 0		N		315		lines
Search window		N	247		361	lines
50 Hz window		N	309		315	lines
60 Hz window		N	247		277	lines
VCR mode window		N	247		361	lines
Frame saw-tooth generator		Pin 5			551	111(1)

4 (9)

: 📟 8920096 0014361 679 📟

Rev. A1: 28.07.1995

TELEFUNKEN Semiconductors

TEA2029CV

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Saw-tooth amplitude	peak to peak	v	2	3	4	V
60 Hz internal current		I_0	12	14	16	μA
generator						
Discharge time	$C = 0.47 \mu F, \Delta V_C = 4 V$	t _{dis}			70	μs
Delay time	between beginning of dis- charging and leading edge of the first main equaliz- ing pulse which appears during internal sync. pulse	t _d		5		μs
Saw tooth base voltage	$I_3 = 0.$ to 10 mA Pin 3	V _{min}	1	1.26	1.4	V
Frame feed back inputs	Pins 1	and 2				
Input current		I _{1,2}			10	μΑ
Common mode range		CMR	2		10	V
Frame output, see figure 4	Pin 4					
Operating output current		-I ₀		-	80	mA
Limit value		-I _{0M}			100	mA
Max. "ON" time		t _{on}		40		μs
Output phase range		tø	0		tonmax	μs
Negative over current	limit value	I _{NO}		10		mA
Output voltage	$I_4 = -80 \text{ mA}$	Vo	10			V
Switch mode power supply	, SMPS					
Input current	Pin 9	I _i			10	μА
Internal reference voltage		V _{ref}	1.2	1.26	1.35	V
SMPS Output, see figure 5	Pin 7					
Output current limit value		I_0	-50		50	mA
Output voltage	$I_0 = -20 \text{ mA}$ $I_0 = +20 \text{ mA}$	V ₀	10		2	V
t _{on} time		t _{onmax}	27	28	29	μs
Position of trailing edge of SMPS pulse				before midd I sync. puls		
Negative over current limit v	alue	I _{NO}			50	mA
Safety input,	Pin 28					
Threshold voltage		V _T	1.15	1.26	1.37	V
Input current	$V_T = V_{ref}$	II			3	μΑ
Input voltage		V _{28max}			\mathbf{v}_{cc}	
Soft starting input and SMI	PS - T _{"ON"} limitation (see fig		5	-	·	·
Charging current	$t = 4 \mu s$	I _{ch}	70		130	μΑ
Ratio of charging and discharging current		I _{ch} / I _{dis}		1		
Charging time		t _{ch}		4		μs
Ratio of charging and dis- charging time		t _{ch} /t _{dis}		2		

Rev. A1: 28.07.1995

· 🖿 8920096 0014362 505 🖿

5 (9)

			Min	Typ.	Max	Umt
Switch-ON, Switch-OFF p SMPS	frame and line V _{CC} starting	V _S	5.25 + V _{hyst}		6.5 + V _{hyst}	v
Hysteresis between switch on- and off level	V _{CC} stopping	V _{hyst}	5.25	500	6.25	mV
Voltage reference	Pin 14	V_{ref}	1.2	1.26	1.35	v




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

 I_C = charge current (I_{ch})

 I_d = discharge current (I_{dis})

 t_d = discharge time (t_{dis})

Application





Figure 7.

Rev. A1: 28.07.1995

■ 8920096 0014364 388 **■**

Dimension in mm

Package: DIP 28



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.