


STW13NK80Z

N-CHANNEL 800V - 0.53Ω - 12A TO-247 Zener-Protected SuperMESH[™]Power MOSFET

ТҮРЕ	V _{DSS}	R _{DS(on)}	ID	Pw
STW13NK80Z	800 V	$< 0.65 \ \Omega$	12 A	230 W

- TYPICAL $R_{DS}(on) = 0.53 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established stripbased PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STW13NK80Z	W13NK80Z	TO-247	TUBE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	800	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	800	V
V _{GS}	Gate- source Voltage	± 30	V
ID	Drain Current (continuous) at T _C = 25°C	12	А
I _D	Drain Current (continuous) at T _C = 100°C	7.6	A
I _{DM} (•)	Drain Current (pulsed)	48	A
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	230	W
	Derating Factor	1.85	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

(•) Pulse width limited by safe operating area

(1) $I_{SD} \le 12A$, di/dt $\le 200A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$.

(*) Limited only by maximum temperature allowed

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.54	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
T _l	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	12	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	450	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

۲

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_{\rm D} = 1 {\rm mA}, {\rm V_{GS}} = 0$	800			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 50	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 6 A		0.53	0.65	Ω

DYNAMIC


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 6 A		11		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		3480 312 67		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V_{GS} = 0V, V_{DS} = 0V to 720 V		150		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$\label{eq:VD} \begin{array}{l} V_{DD} = 400 \text{ V}, \text{ I}_{D} = 6 \text{ A} \\ \text{R}_{G} = 4.7\Omega \text{ V}_{\text{GS}} = 10 \text{ V} \\ \text{(Resistive Load see, Figure 3)} \end{array}$		33 22 95 55		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 640 \text{ V}, I_D = 12 \text{ A},$ $V_{GS} = 10 \text{ V}$		115 31 51	155	nC nC nC

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				12 48	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 12 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 12 A, di/dt = 100A/µs V _{DD} = 100 V, T _j = 25°C (see test circuit, Figure 5)		632 7.2 23		ns µC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 12 A, di/dt = 100A/µs V _{DD} = 100 V, T _j = 150°C (see test circuit, Figure 5)		805 10 25		ns µC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area









Transconductance




Thermal Impedance




Transfer Characteristics



Static Drain-source On Resistance




ÁT/




Gate Charge vs Gate-source Voltage







Source-drain Diode Forward Characteristics




Capacitance Variations




Normalized On Resistance vs Temperature



Normalized BVDSS vs Temperature





Maximum Avalanche Energy vs Temperature

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-247	MECHANICAL	DATA

DIM.		mm.			inch	
DIN.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.85		5.15	0.19		0.20
A1	2.20		2.60	0.086		0.102
b	1.0		1.40	0.039		0.055
b1	2.0		2.40	0.079		0.094
b2	3.0		3.40	0.118		0.134
С	0.40		0.80	0.015		0.03
D	19.85		20.15	0.781		0.793
E	15.45		15.75	0.608		0.620
е		5.45			0.214	
L	14.20		14.80	0.560		0.582
L1	3.70		4.30	0.14		0.17
L2		18.50			0.728	
øP	3.55		3.65	0.140		0.143
øR	4.50		5.50	0.177		0.216
S		5.50			0.216	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

57.