SONY


CXP80720/80724

CMOS 8-bit Single Chip Microcomputer

Description

The CXP80720/80724 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP80720/80724 provides sleep/stop function which enables to lower power consumption and ultra low speed instruction mode in 32kHz operation.



Features

- A wide instruction set (213 instructions) which cover various types of data.
 - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
- Minimum instruction cycle
- Incorporated ROM capacity
- Incorporated RAM capacity
- Peripheral function
- A/D converter
- Serial I/O with auto transfer mode
- Serial I/O
- Timer
- High precision timing pattern generator
- PWM/DA gate output
- Servo input control
- VSYNC separator
- FRC capture unit
- PWM output for tuner
- VISS/VASS circuit
- 32kHz timer/event counter
- Remote control receiving circuit
- Interruption
- Standby mode
- Package
- Piggyback/evaluation chip

During operation 333ns/12MHz, During operation 122 μs/32kHz

20K/24Kbytes 800bytes

8-bit, 12-channel, successive approximation system

(Conversion time: 26.7 µs/12MHz)

Incorporated 8-bit and 8-stage FIFO for data

(1 to 8 bytes auto transfer)

8-bit serial I/O

8-bit timer, 8-bit timer/counter, 19-bit time base timer

PPG 19 pins 32-stage programmable

RTG 5 pins 2-channel

12-bit, 2-channel (Repetitive frequency 46kHz/12MHz)

Capstan FG, Drum FG/PG, CTL input

Incorporated 26-bit and 8-stage FIFO

14-bit

Pulse duty auto defection circuit

32kHz oscillation circuit, ultra low speed instruction mode

8-bit pulse measuring counter, 6-stage FIFO

21 factors, 15 vectors, multi-interruption possible

SLEEP/STOP


100-pin plastic QFP/LQFP


CXP80700

Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.






Note 1) NC (Pin 90) is always connected to VDD.

2) Vss (Pins 41 and 88) are both connected to GND.

Pin Configuration 2 (Top View) 100 pin LQFP Package



Note 1) NC (Pin 88) is always connected to VDD.

2) Vss (Pins 39 and 86) are both connected to GND.

Pin Description


Symbol	1/0	Description						
PA0/PPO0 to PA7/PPO7	Output/ Real time Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)						
PB0/PPO8 to PB7/PPO15	Output/ Real time Output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)					
PC0/PPO16 to PC2/PPO18	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit.						
PC3/RTO3 to PC7/RTO7	I/O/ Real time Output	Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins) Real time pulse generator (RTG) output. Functions as high precision real time pulse or port. (5 pins)						
PD0 to PD7	I/O	(Port D) 8-bit input/output port. Enable to specify input/output by 4-bit unit. Enables to drive 12mA sink current. (8 pins)						
PE0/INTO	Input		Input pin to request external interruption. Active when falling edge.					
PE1/EC/INT2	Input	(Port E)	External event input pin for timer/counter.	Input pin to request external interruption. Active when falling edge.				
PE2/PWM0	Output	8-bit port. Lower 2 bits are input pins and upper 6 bits	PWM output pins. (2 pins)					
PE3/PWM1	Output	are output pins.						
PE4/DAA0	Output	(8 pins)						
PE5/DAA1	Output		DA gate pulse output pins.					
PE6/DAB0	Output		(4 pins)	·				
PE7/DAB1	Output							
AN0 to AN3	Input	Analog input pins to A/D cor	verter. (12 pins)					
PF0/AN4 to PF3/AN7	Input	(Port F) Lower 4 bits are input port a	nd upper 4 bits are output no	ort.				
PF4/AN8 to PF7/AN11	Output/Input	Lower 4 bits also serve as standby release input pin. (8 pins)						
SCK0	1/0	Serial clock (CH0) input/output pin.						
SO0	Output	Serial data (CH0) output pin.						

Symbol	I/O	Description					
SIO	Input	Serial data (CH0) input pin.					
CS0	Input	Serial chip select (CH0) input pin.					
PG0/CFG	Input		Capstan FG input pin.				
PG1/DFG	Input		Drum FG input pin.				
PG2/DPG	Input		Drum PG input pin.				
PG3/PBCTL	Input	(Port G) 8-bit input port.	Playback CTL pulse input pin.				
PG4/SYNC0	Input	(8 pins)	Composite sum simuliant six				
PG5/SYNC1	Input		Composite sync signal input pin.				
PG6/EXI0	Input		External input pin to EDC conture unit				
PG7/EXI1	Input		External input pin to FRC capture unit.				
PH0 to PH7	Output	(Port H) 8-bit output port; Medium withstand voltage (12V) and high current (12mA) N-ch open drain output. (8 pins)					
PI1/RMC	I/O / Input		Remote control receiving circuit input pin.				
PI2/PWM	I/O / Output		14-bit PWM output pin.				
PI3/TO/ DDO/ADJ	I/O / Output	(Port I)	Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.				
PI4/INT1/NMI	I/O / Input	7-bit input/output port. Input/output port can be specified by bit unit (7 pins).	Input pin to request external interruption and non maskable interruption. Active when falling edge.				
PI5/SCK1	1/0 / 1/0		Serial clock (CH1) input/output pin.				
PI6/SO1	I/O / Output		Serial data (CH1) output pin.				
PI7/SI1	I/O / Input		Serial data (CH1) input pin.				
PJ0 to PJ7	1/0	(Port J) 8-bit input /output port. Function as sibit unit. Input/output can be specified by bit	standby release input can be specified by unit.				
EXTAL	Input	Connecting pin of crystal oscillator for	or system clock. When supplying the				
XTAL	Output	clock to XTAL pin.	ck to EXTAL pin and input opposite phase				
TEX	Input	Connecting pin of crystal oscillator for	or 32kHz timer clock. When used as event TX pin open. (Feedback resistor is not				
TX	Output	removed)	TA pill open. (reedback resistor is not				
RST	Input	System reset pin of active "L" level.					
MP	Input	Microprocessor mode input pin. Alw	ays connect to GND.				
AVDD		Positive power supply pin of A/D cor	nverter.				
AVREF	Input	Reference voltage input pin of A/D c	onverter.				
AVss		GND pin of A/D converter.					
Vdd		Positive power supply pin.					
Vss		GND pin. Connect both Vss pins to	GND.				

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15	Port A Port B Port A or Port B Output becomes active from high impedance by data writing to port register.	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7	Port C PPO, RTO data Port C data Port C direction Circuit RD (Port C)	Hi-Z
PD0 to PD7 8 pins	Port D data Port D direction Port D direction (Every 4 bits) (PD0 to 3) (PD4 to 7) RD (Port D)	Hi-Z

Pin	Circuit format	When reset
PE0/INTO PE1/EC/INT2 2 pins	Schmitt input Data bus RD (Port E)	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1	Port E DA gate output or PWM output Hi-Z control Port E data Port/DA output select Data bus RD (Port E)	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	Port E DA gate output Hi-Z control Port E data9 Port/DA output select Data bus RD (Port E)	H level
AN0 to AN3 4 pins	Input multiplexer A/D converter	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	Port F Input multiplexer Input multiplexer A/D converter Data bus RD (Port F)	Hi-Z



Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1	Port I data Port I data Port I direction Schmitt input PI4 ··· To interruption circuit PI7 ··· To serial CH1	Hi-Z
PI5/SCK1 PI6/SO1	Port I function select Serial From CH1 Port I data Port I direction Data bus RD (Port I) To serial CH1	HI-Z
PJ0 to PJ7 8 pins	Port J data Port J direction Data bus RD (Port J) Edge detection Standby release	Hi-Z
CS0 SO1 2 pins	Schmitt input To SIO	Hi-Z

Pin	Circuit format	When reset
SO0	SOO from SIO	Hi-Z
SCKO 1 pin	Internal serial clock from SIO SCKO output enable External serial clock to SIO Schmitt input	Hi-Z
EXTAL XTAL 2 pins	• Shows the circuit composition during oscillation. • Feedback resistor is removed during stop.	Oscillation
TEX TX 2 pins	TEX TEX TEX TEX TEX Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level.	Oscillation
RST 1 pin	Mask option OP Pull-up resistor Schmitt input	L level
MP 1 pin	☐————————————————————————————————————	Hi-Z

Absolute Maximum Ratings

(Vss=0V)

Item	Symbol	Rating	Unit	Remarks
	Vaa	-0.3 to +7.0	V	
Power supply voltage	AVDD	AVss to +7.0 * 1	٧	
	AVss	-0.3 to +0.3	٧	
Input voltage	VIN	-0.3 to +7.0 * ²	٧	
Output voltage	Vout	-0.3 to +7.0 * ²	٧	778
Medium withstand output voltage	Voutp	-0.3 to +15.0	٧	PH pin
High level output current	Юн	- 5	mA	
High level total output current	ΣІон	–50	mA	Total of output pins
Low level output current	lor	15	mA	Other than high current output pins: per pin
	lorc	20	mA	High current port pin *3: per pin
Low level total output current	ΣloL	130	mA	Total of output pins
Operating temperature	Topr	–20 to +75	°C	
Storage temperature	Tstg	-55 to +150	°C	
Allowable power discipution	D-	600		QFP Package type
Allowable power dissipation	Po	380	mW	VQFP Package type

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

^{*1)} AVpp and Vpp should be set to a same voltage.

^{*2)} Vin and Vout should not exceed Vpp+0.3V.

^{*3)} The high current operation transistors are the N-CH transistors of the PD and PH ports.

Recommended Operating Conditions

(Vss=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
		4.5	5.5	٧	Guaranteed range during high speed mode (1/2 dividing clock) operation
Power supply voltage	VDD	3.5	5.5	v	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.7	5.5	٧	Guaranteed operation range by TEX clock
		2.5	5.5	٧	Guaranteed data hold operation range during STOP
Analog power supply	AVDD	4.5	5.5	٧	*1
)	Viн	0.7Vpp	Vdd	٧	*2
t ligh loved in not veltage	Vins	0.8Vpp	VDD	٧	C-MOS schmitt input * 3
High level input voltage	Vінтs	2.2	VDD	V	TTL schmitt input * 4
	VIHEX	VDD-0.4	Vpp+0.3	٧	EXTAL pin *5
	VIL	0	0.3Vpd	٧	*2
	Vils	0	0.2Vpp	٧	C-MOS schmitt input * 3
Low level input voltage	VILTS	0	0.8	٧	TTL schmitt input * 4
	VILEX	-0.3	0.4	٧	EXTAL pin *5
Operating temperature	Topr	-20	+75	ొ	

^{*1)} AVpp and Vpp should be set to a same voltage.

^{*2)} Normal input port (each pin of PC, PD, PE0 to PE1, PF0 to PF3, PG, PI and PJ), MP pin

^{*3)} Each pin of CSO, SIO, SCKO, RST, PEO/INTO, PE1/EC/INT2, PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option), PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

^{*4)} Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

^{*5)} It specifies only when the external clock is input.

Electrical Characteristics

(Ta=-20 to +75 °C , Vss=0V)

lectrical Charac				(1a= =0	10 +15		
C characteristic		Pin	Condition	Min.	Тур.	Max.	Unit
ltem	Symbol		V _{DD} =4.5V, lon=-0.5mA	4.0			V
ligh level	Voн	PA to PD, PE2 to PE1, PF4 to PF7.		3.5			V
output voitage		PH (Vol only),				0.4	V
l ow level		Pin		0.6	<u> </u>		
output voltage	Vol		V _{DD} =4.5V, lo _L =12.0mA			1.5	V
	1	PD, CH	V _{DD} =5.5V, V _{IH} =5.5V	0.5	<u> </u>	40	μΑ
	IIHE	EXTAL	V _{DD} =5.5V, V _{IL} =0.4V	-0.5		-4 0	μΑ
	IILE		VDD=5.5V, VIH=5.5V	0.1		10	μA
Item Syligh level sutput voltage ow level sutput voltage nput current	Інт	TEX	V _{DD} =5.5V, V ₁ L=0.4V	-0.1		-10	μΑ
	lilt	DOT *1		-1.5		-4 00	μΑ
I/O leakage current	liz	PA to PG, PI, PJ, MP, AND to AN3, CSO, SIO,	V _{DD} =5.5V			± 10	μΑ
	Ігон	PH	Vон=12V			50	μА
	loo1		(C1=C2=15pF)	n \	22	45	mA
	lppsi		SLEEP mode		1.1	8	mA
Quantity autropt * 2	lDD2	Vpp	(C1=C2=47pF)	n	35	100	ο μ
Supply current	lpps		SLEEP mode		9	30) μ.
	loos	33	(12MHz and 32kHz oscillation stop)			10	μ
Input capacity	Cin	Other than Vpp, Vss,			11	0 2	0 p

^{*1)} RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when non-resistance is selected.

^{*2)} When entire output pins are open.

^{*3)} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEн) to "00" and operating in high speed mode (1/2 dividing clock).

AC Characteristics

(1) Clock timing

 $(Ta=-20 \text{ to } +75 \,^{\circ}\text{C}, V_{DD}=4.5 \text{ to } 5.5\text{V}, V_{SS}=0\text{V})$

ltem	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		12	MHz
System clock input pulse width	txı. txн	EXTAL	Fig. 1, Fig. 2	37.5	=		ns
System clock input rising and falling times	ton tor	EXIAL	(External clock drive)			200	ns
Event count clock input pulse width	ter ten	EC	Fig. 3	tsys* +50			ns
Event count clock input rising and falling times	ter ter	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	VDD=2.7 to 5.5V Fig. 2 (32kHz clock applying condition)		32.768		kHz
Event count clock input pulse width	tтL tтн	TEX	Fig. 3	10			μѕ
Event count clock input rising and falling times	tra tra	TEX	Fig. 3			20	ms

^{*} tsys indicates three values according to the contents of the clock control register (address; 00FEн) upper 2 bits (CPU clock selection).

tsys [ns] =2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

Fig. 1 Clock timing




Fig. 2 Clock applying condition





Fig. 3 Event count clock timing



(2) Serial transfer (CH0)

 $(Ta=-20 \text{ to } +75 \,^{\circ}\text{C}, V_{DD}=4.5 \text{ to } 5.5\text{V}, V_{SS}=0\text{V})$


ltem	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	tocsk	SCK0	Chip select transfer		tsys+200	ns
CS0 ↑ → SCK0 floating delay time	tocskF	SCK0	mode (SCK0=output mode)		tsys+200	ns
CS0 ↓ → SO0 delay time	tocso	SO0			tsys+200	ns
CS0 ↓→SO0 floating delay time	tocsof	SO0	Chip select transfer mode		tsys+200	ns
CS0 high level width	twncs	CS0		tsys+200		ns
SCK0 cycle time	+401	SCK0	Input mode	2tsys+200		ns
SCRO cycle time	tkcy	SCAU	Output mode	16000/fc		ns
SCK0 high and low level widths	tкн	SCKO	Input mode	tsys+100	. 10	ns
SCRO High and low level widths	tĸL	SCRU	Output mode	8000/fc-50	*	ns
SI0 input setup time	tsıĸ	SIO	SCK0 input mode	100	*	ns
(against SCK0 ↑)	ISIK	310	SCK0 output mode	200		ns
SI0 input hold time	tura	610	SCK0 input mode	tsys+200		ns
(against SCK0 ↑)	tksi	S10	SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	tuna	600	SCK0 input mode		tsys+200	ns
3000 delay liftle	tkso	SO0	SCK0 output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] =2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

2) The Load of SCKO output mode and SOO output delay time is 50pF+1TTL.

Fig. 4 Serial transfer CH0 timing




Serial transfer (CH1)

 $(Ta=-20 \text{ to } +75 \,^{\circ}\text{C}, Vpp=4.5 \text{ to } 5.5\text{V}, Vss=0\text{V})$

ltem	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	trans	SCK1	Input mode	1000		ns
	tkcy	SCKI	Output mode	16000/fc		ns
SCK1 high and low	tкн	SCK1	Input mode	400		ns
level widths tkl	tĸL		Output mode	8000/fc-50		ns
SI1 input setup time	+	SI1	SCK1 input mode	100		ns
(against SCK1 ↑)	tsik		SCK1 output mode	200	· · · · · · · · · · · · · · · · · · ·	ns
SI1 input hold time	tksı	SI1	SCK1 input mode	200		ns
(against SCK1 1)	เหรา	311	SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay			SCK1 input mode		200	ns
time	tkso	SO1	SCK1 output mode		100	ns

Note) The Load of SCK1 output mode and SO1 output delay time is 50pF +1TTL.

Fig. 5 Serial transfer CH1 timing




(3) A/D converter characteristics

(Ta=-20 to +75 $^{\circ}$ C , VDD=AVDD=4.5 to 5.5V, AVREF=4.0V to AVDD, Vss=AVss=0V)

Item	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta=25 ℃			± 1	LSB
Zero transition voltage	VzT*1		VDD=AVDD=5.0V	-10	30	70	mV
Full scale transition voltage	VFT * 2		Vss=AVss=0V	4930	4970	5010	mV
Conversion time	tconv			160/fadc * 3			μs
Sampling time	tsamp			12/fadc * 3			μs
Reference input voltage	VREF	AVREF		AVDD-0.5		AVDD	٧
Analog input voltage	VIAN	AN0 to AN11		0		AVREF	٧
	IREF		Operating mode		0.6	1.0	mA
AVREF current	IREFS	AVREF	SLEEP mode STOP mode 32kHz operation mode			10	μА

Fig. 6. Definitions of A/D converter terms



- *1) Vzт: Indicates the value that digital conversion value changes from 00н to 01н and vice versa.
- *2) VFT: Indicates the value that digital conversion value changes from FEH to FFH and vice versa.
- *3) The value of fact is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, fapc=fc/2 When PS1 is selected, fapc=fc

(4) Interruption, reset input

(Ta=-20 to +75 $^{\circ}$ C , VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tıн, tı∟	INTO, INT1, INT2 NMI, PJ0 to PJ7		1		μs
Reset input low level width	trsl	RST		8/fc		μs

Fig. 7 Interruption input timing





Fig. 8 Reset input timing



(5) Others


 $(Ta=-20 \text{ to } +75 ^{\circ}\text{C}, V_{DD}=4.5 \text{ to } 5.5\text{V}, V_{SS}=0\text{V})$

(-)			(, 0.0 , ,	,
ltem	Symbol	Pîn	Condition	Min.	Max.	Unit
CFG input high and low level widths	tcғн, tcғı	PG0/CFG		tsys+200	, w #	ns
DFG input high and low level widths	tofh, tofl	PG1/DFG		1000/fc+200		ns
DPG minimum pulse width	topw	PG2/DPG		50	· ·	ns
DPG minimum removal time	trem	PG2/DPG		50		ns
PBCTL input high and low level widths	tстн, tстL	PG3/PBCTL	tsys=2000/fc	tsys+200	<u>.</u>	ns
EXI input high and low level widths	tein, teil	PG6/EXI0 PG7/EXI1	tsys=2000/fc	tsys+200		ns

Note) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).


tsys [ns] =2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

Fig. 9 Other timings



Supplement

Fig. 10 Recommended oscillation circuit



Manufacturer	Model	fc (MHz)	C ₁ (pF)	C2 (pF)	Rd (Ω)	Circuit example
	CSA8.00MTZ	8.00	20	- 00		(i)
	CST8.00MTW*	7 8.00	30	30	0	(ii)
MURATA MFG	CSA10.0MTZ	10.00	20	20	_	(i)
CO., LTD.	CST10.0MTW*	10.00	30	30	0	(ii)
	CSA12.0MTZ	12.00	30	30	0	(i)
	CST12.0MTW*	12.00	30			(ii)
FUJI		8.00				
SANGYO	HC-49/U03	10.00	12	12	470	(i)
CO., LTD.		12.00				
		8.00	00	00	0	-
KINSEKI	HC-49/U (-S)	10.00	22	22	0	(i)
LTD.		12.00	18	18	0	
	P3	32.768kHz	30	39	330k	(iii)


Those marked with an asterisk (*) signify types with built-in ground capacitance (C1,C2).


Mask option table


Item		Content		
Reset pin pull-up res	istor	Non-existent	Exsistent	
Input circuit format	Note)	C-MOS schmitt	TTL schmitt	

Note) In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.

Characteristics Curve









tc - System clock (MHz)


Package Outline

Unit: mm

100PIN QFP (PLASTIC)









PACKAGE STRUCTURE


SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

100PIN QFP (PLASTIC)







PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	


PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g


LEAD PLATING SPECIFICATIONS

ITEM	SPEC,
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm

Package Outline

Unit: mm





LEAD PLATING SPECIFICATIONS

SONY CODE

EIAJ CODE

JEDEC CODE

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm

LQFP-100P-L01

P-LQFP100-14x14-0.5

LEAD TREATMENT

LEAD MATERIAL

PACKAGE MASS

SOLDER PLATING

42 / COPPER ALLOY

0.7g